- 您现在的位置：买卖IC网 > PDF目录11713 > MCZ33903B5EK (Freescale Semiconductor)IC SBC CAN HS 5.0V 32SOIC PDF资料下载
参数资料
| 型号： | MCZ33903B5EK |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 68/106页 |
| 文件大小： | 0K |
| 描述： | IC SBC CAN HS 5.0V 32SOIC |
| 标准包装： | 42 |
| 应用： | 系统基础芯片 |
| 接口： | CAN，LIN |
| 电源电压： | 5.5 V ~ 28 V |
| 封装/外壳： | 32-BSOP（0.295"，7.50mm 宽）裸露焊盘 |
| 供应商设备封装： | 32-SOICW 裸露焊盘 |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Analog Integrated Circuit Device Data
64
Freescale Semiconductor
33903/4/5
SERIAL PERIPHERAL INTERFACE
DETAIL OPERATION
DETAIL OPERATION
SPI Operation Deviation (does not apply to “C” version)
In some cases, the SPI write command is not properly
interpreted by the device. This results in either a “non
received SPI command” or a “corrupted SPI command”.
Important: Due to this, the tLEAD and tCSLOW parameters
must be carefully acknowledged.
Only SPI write commands (starting with bits 15,14 = 01)
are affected. The SPI read commands (starting with bits
15,14 = 00 or 11) are not affected.
The occurrence of this issue is extremely low and is
caused by the synchronization between internal and external
signals. In order to guarantee proper operation, the following
steps must be taken.
1. Ensure the duration of the Chip Select Low (tCSLOW)
state is >5.5
s.
Note: In data sheet revisions prior to 7.0, this parameter is
not specified and is indirectly defined by the sum of 3
parameters, tLEAD + 16 x tPCLK + tLAG (sum = 4.06 s).
2. Ensure SPI timing parameter tLEAD is a min. of
550 ns.
Note: In data sheet revisions prior to 7.0, the tLEAD
parameter is a min of 30 ns.
3. Make sure to include a SPI read command after a
SPI write command.
In case a series of SPI write commands is used, only one
additional SPI read is necessary. The recommended SPI
read command is “device ID read: 0x2580” so device
operation is not affected (ex: clear flag). Other SPI read
commands may also be used.
When the previous steps are implemented, the device will
operate as follows:
For a given SPI write command (named SPI write ‘n’):
In case the SPI write command ‘n’ is not accepted, the
following SPI command (named SPI ‘n+1’) will finish the
write process of the SPI write ‘n’, thanks to step 2
(tLAG > 550 ns) and step 3 (which is the additional SPI
command ‘n+1’).
By applying steps 1, 2, and 3, no SPI command is ignored.
Worst case, the SPI write ‘n’ is executed at the time the
SPI ‘n+1’ is sent. This will lead to a delay in device
operation (delay between SPI command ‘n’ and ‘n+1’).
Note: Occurrence of an incorrect command is reduced,
thanks to step 1 (extension of tCSLOW duration to >5.5 s).
Sequence examples:
Example 1:
0x60C0 (CAN interface control) – in case this command is
missed, next write command will complete it
0x66C0 (LIN interface control) – in case this command is
missed, next read command will complete it
0x2580 (read device ID) – Additional command to
complete previous LIN command, in case it was missed
Example 2:
0x60C0 (CAN interface control) - in case this command is
missed, next write command will complete it
0x66C0 (LIN interface control) - in case this command is
missed, next read command will complete it
0x2100 (read CAN register content) – this command will
complete previous one, in case it was missed
0x2700 (read LIN register content)
BITS 15, 14, AND 8 FUNCTIONS
Table 12 summarizes the various SPI operation, depending upon bit 15, 14, and 8.
Table 12. SPI Operations (bits 8, 14, & 15)
Control Bits MOSI[15-14], C1-C0
Type of Command
Parity/Next
MOSI[8] P/N
Note for Bit 8 P/N
00
Read back of register
content and block (CAN,
I/O, INT, LINs) real time
state. See Table 39.
1
Bit 8 must be set to 1, independently of the parity function
selected or not selected.
01
Write to register
address, to control the
device operation
0
If bit 8 is set to “0”: means parity not selected OR
parity is selected AND parity = 0
1
if bit 8 is set to “1”: means parity is selected AND parity = 1
10
Reserved
11
Read of device flags
form a register address
1
Bit 8 must be set to 1, independently of the parity function
selected or not selected.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B50-IW-F4 | CONVERTER MOD DC/DC 5V 100W |
| D38999/24MD15HN | CONN RCPT 15POS JAM NUT W/PINS |
| MCZ33903B3EKR2 | IC SBC CAN HS 3.3V 32SOIC |
| VE-J4B-IW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VE-B4W-IW-F4 | CONVERTER MOD DC/DC 5.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33903B5EKR2 | 功能描述:CAN 接口集成电路 SBC W/HIGH SPEED CAN 5V RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
| MCZ33903B5R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
| MCZ33903BD3EK | 功能描述:CAN 接口集成电路 Canvas 32 DL (3.3V) RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
| MCZ33903BD3EKR2 | 功能描述:CAN 接口集成电路 Canvas 32 DL (3.3V) RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
| MCZ33903BD3R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
发布紧急采购，3分钟左右您将得到回复。