参数资料
型号: MJ80C52XXX-12
厂商: TEMIC SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 12 MHz, MICROCONTROLLER, QCC44
封装: LCC-44
文件页数: 17/108页
文件大小: 3682K
代理商: MJ80C52XXX-12
16
8069R–AVR–06/2013
XMEGA A4
Not recommended for new designs -
Use XMEGA A4U series
9.
Event System
9.1
Features
Inter-peripheral communication and signalling with minimum latency
CPU and DMA independent operation
8 Event Channels allow for up to 8 signals to be routed at the same time
Events can be generated by
– TImer/Counters (TCxn)
– Real Time Counter (RTC)
– Analog to Digital Converters (ADCx)
– Analog Comparators (ACx)
– Ports (PORTx)
– System Clock (ClkSYS)
– Software (CPU)
Events can be used by
– TImer/Counters (TCxn)
– Analog to Digital Converters (ADCx)
– Digital to Analog Converters (DACx)
– Ports (PORTx)
– DMA Controller (DMAC)
– IR Communication Module (IRCOM)
The same event can be used by multiple peripherals for synchronized timing
Advanced Features
– Manual Event Generation from software (CPU)
– Quadrature Decoding
– Digital Filtering
Functions in Active and Idle mode
9.2
Overview
The Event System is a set of features for inter-peripheral communication. It enables the possibil-
ity for a change of state in one peripheral to automatically trigger actions in one or more
peripherals. Whose changes in a peripheral that will trigger actions in other peripherals are con-
figurable by software. It is a simple, but powerful system as it allows for autonomous control of
peripherals without any use of interrupts, CPU or DMA resources.
The indication of a change in a peripheral is referred to as an event, and is usually the same as
the interrupt conditions for that peripheral. Events are passed between peripherals using a dedi-
cated routing network called the Event Routing Network. Figure 9-1 on page 17 shows a basic
block diagram of the Event System with the Event Routing Network and the peripherals to which
it is connected. This highly flexible system can be used for simple routing of signals, pin func-
tions or for sequencing of events.
The maximum latency is two CPU clock cycles from when an event is generated in one periph-
eral, until the actions are triggered in one or more other peripherals.
The Event System is functional in both Active and Idle modes.
相关PDF资料
PDF描述
MJ80C52XXX-36/883 8-BIT, MROM, 36 MHz, MICROCONTROLLER, QCC44
MK10N512VLL100R FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MPC8271CVRMIBX 32-BIT, 266 MHz, RISC PROCESSOR, PBGA516
M306NMFJTGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP128
MPC8260CZUGIAXXX 32-BIT, 150 MHz, RISC PROCESSOR, PBGA480
相关代理商/技术参数
参数描述
MJ8100 制造商:ASI 功能描述:8100 N11E4C
MJ8100R 制造商:SEME-LAB 制造商全称:Seme LAB 功能描述:Bipolar PNP Device in a Hermetically sealed TO39
MJ-82-1 制造商:SPC Multicomp 功能描述:SOCKET PCB DC POWER 制造商:SPC Multicomp 功能描述:SOCKET, PCB, DC POWER 制造商:SPC Multicomp 功能描述:SOCKET, PCB, DC POWER; Gender:Receptacle; Connector Mounting:PCB; Contact Termination:Through Hole Vertical; Connector Mounting Orientation:PCB; Connector Type:Standard Power Entry ;RoHS Compliant: Yes
MJ8250FE 制造商:Ohmite Mfg Co 功能描述:
MJ8251F 制造商:Ohmite Mfg Co 功能描述: