参数资料
型号: MK60DN256ZVMC10
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121
封装: 8 X 8 MM, MAPBGA-121
文件页数: 42/75页
文件大小: 1030K
代理商: MK60DN256ZVMC10
6.6.1.3 16-bit ADC with PGA operating conditions
Table 29. 16-bit ADC with PGA operating conditions
Symbol
Description
Conditions
Min.
Max.
Unit
Notes
VDDA
Supply voltage
Absolute
1.71
3.6
V
VREFPGA PGA ref voltage
VREF_OU
T
VREF_OU
T
VREF_OU
T
V
VADIN
Input voltage
VSSA
VDDA
V
VCM
Input Common
Mode range
VSSA
VDDA
V
RPGAD
Differential input
impedance
Gain = 1, 2, 4, 8
Gain = 16, 32
Gain = 64
128
64
32
IN+ to IN-4
RAS
Analog source
resistance
100
Ω
TS
ADC sampling
time
1.25
s
Crate
ADC conversion
rate
≤ 13 bit modes
No ADC hardware
averaging
Continuous
conversions enabled
Peripheral clock = 50
MHz
18.484
450
Ksps
16 bit modes
No ADC hardware
averaging
Continuous
conversions enabled
Peripheral clock = 50
MHz
37.037
250
Ksps
1. Typical values assume VDDA = 3.0 V, Temp = 25°C, fADCK = 6 MHz unless otherwise stated. Typical values are for
reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREF_OUT)
3. PGA reference is internally connected to the VREF_OUT pin. If the user wishes to drive VREF_OUT with a voltage other
than the output of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedance of the driven input is RPGAD/2
5. The analog source resistance (RAS), external to MCU, should be kept as minimum as possible. Increased RAS causes drop
in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25s
time should be allowed for Fin=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at
8 MHz ADC clock.
7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1
Peripheral operating requirements and behaviors
K60 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.
Freescale Semiconductor, Inc.
Preliminary
47
相关PDF资料
PDF描述
MK60DX256ZVMC10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121
MC9S08AC60CPUE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64
MC9S08AC60MFDE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, QCC48
MC9S08AC60MFGE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP44
MC9S08AC60MFUE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
MK60DN256ZVMD10 功能描述:ARM微控制器 - MCU Kinetis 256K enet RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT
MK60DN512VLL10 功能描述:ARM微控制器 - MCU KINETIS 512K ENET RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT
MK60DN512VLL10R 制造商:Freescale Semiconductor 功能描述:MK60DN512VLL10R - Tape and Reel 制造商:Freescale Semiconductor 功能描述:KINETIS 512K ENET - Tape and Reel 制造商:Freescale Semiconductor 功能描述:Kinetis 512K enet
MK60DN512VLQ10 功能描述:ARM微控制器 - MCU KINETIS 512K ENET RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT
MK60DN512VMC10 功能描述:ARM微控制器 - MCU Kinetis 2.x 512K RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT