- 您现在的位置：买卖IC网 > PDF目录98023 > MM908E621ACDWB (FREESCALE SEMICONDUCTOR INC) 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 PDF资料下载
参数资料
| 型号： | MM908E621ACDWB |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| 封装： | 17.90 X 7.50 MM, 0.65 MM PITCH, PLASTIC, SOIC-54 |
| 文件页数： | 20/62页 |
| 文件大小： | 917K |
| 代理商： | MM908E621ACDWB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
Analog Integrated Circuit Device Data
Freescale Semiconductor
27
908E621
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
input). The interrupt function is available if the input is
selected as General Purpose or as 2pin Hallsensor input. The
interrupt is maskable with the H0IE bit in the Interrupt Mask
Register.
During Stop and Sleep mode the H0I circuitry is disabled.
L0 input Interrupt
The L0 interrupt flag L0IF is set in run mode by a state
change of the L0F flag (rising or falling edge). The interrupt is
maskable with the L0IE bit in the interrupt mask register.
INTERRUPT FLAG REGISTER (IFR)
L0IF - L0 Input Flag Bit
This read/write flag is set on a falling or rising edge at the
L0 input. Clear L0IF by writing a logic [1] to L0IF.
Reset clears the L0IF bit. Writing a logic [0] to L0IF has no
effect.
1 = rising or falling edge on L0 input detected
0 = no state change on L0 input detected
H0IF - H0 Input Flag Bit
This read/write flag is set on a falling or rising edge at the
H0 input. Clear H0IF by writing a logic [1] to H0IF.
Reset clears the H0IF bit. Writing a logic [0] to H0IF has no
effect.
1 = state change on the hallflags detected
0 = no state change on the hallflags detected
LINIF - LIN Flag Bit
This read/write flag is set if a rising edge is detected and
the bus was dominant longer than TpropWL. Clear LINIF by
writing a logic [1] to LINIF. Reset clears the LINIF bit. Writing
a logic [0] to LINIF has no effect.
1 = LIN bus interrupt has occurred
0 = not LIN bus interrupt occurred since last clear
HTIF - High Temperature Flag Bit
This read/write flag is set on high temperature condition.
Clear HTIF by writing a logic [1] to HTIF. If high temperature
condition is still present while writing a logical one to HTIF,
the writing has no effect. Therefore, a high temperature
interrupt cannot be lost due to inadvertent clearing of HTIF.
Reset clears the HTIF bit. Writing a logic [0] to HTIF has no
effect.
1 = high temperature condition has occurred
0 = high temperature condition has not occurred
LVIF - Low Voltage Flag Bit
This read/write flag is set on low voltage condition. Clear
LVIF by writing a logic [1] to LVIF. If low voltage condition is
still present while writing a logical one to LVIF, the writing has
no effect. Therefore, a low voltage interrupt cannot be lost
due to inadvertent clearing of LVIF.
Reset clears the LVIF bit. Writing a logic [0] to LVIF has no
effect.
1 = low voltage condition has occurred
0 = low voltage condition has not occurred
HVIF - High Voltage Flag Bit
This read/write flag is set on high voltage condition. Clear
HVIF by writing a logic [1] to HVIF. If high voltage condition is
still present while writing a logical one to HVIF, the writing has
no effect. Therefore, a high voltage interrupt cannot be lost
due to inadvertent clearing of HVIF.
Reset clears the HVIF bit. Writing a logic [0] to HVIF has no
effect.
1 = high voltage condition has occurred
0 = high voltage condition has not occurred
PSFIF - Power Stage Fail Bit
This read-only flag is set on a fail condition on one of the
power outputs (HBx, HSx, HVDD, H0). Reset clears the
PSFIF bit. Clear this flag, by writing a logic [1] to the
appropriate fail flag.
1 = power stage fail condition has occurred
0 = power stage fail condition has not occurred
Figure 14. Principal Implementation of the PSFIF
Register Name and Address: IFR - $0A
Bit7
6
5
4
3
2
1
Bit0
Read
L0IF
H0IF
LINIF
0
HTIF
LVIF
HVIF
PSFIF
Write
Reset
0
HS3OC
HS2OC
HS1OC
HB4OC
HB3OC
HB2OC
HB1OC
HVDDOCF
H0OCF
HBFF
HSFF
HVDDOCF
H0OCF
PSFIF
相关PDF资料 |
PDF描述 |
|---|---|
| MM908E622ACDWB/R2 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MM908E624ACDWB/R | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MM908E625ACDWB | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MMBD1010LT3 | 0.2 A, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB |
| MMBD3000T1 | 0.2 A, SILICON, SIGNAL DIODE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MM908E621ACDWB/R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror |
| MM908E621ACDWBR2 | 功能描述:8位微控制器 -MCU QUAD HB / TRIPLE HS 841B RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E621ACPEK | 功能描述:8位微控制器 -MCU QUAD H-B/3-HS W/MCU & LI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E621ACPEKR2 | 功能描述:8位微控制器 -MCU QUAD HB AND TRIPLE HS RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E622 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-Bridge, Triple High-Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror |
发布紧急采购，3分钟左右您将得到回复。