- 您现在的位置：买卖IC网 > PDF目录98023 > MM908E621ACDWB (FREESCALE SEMICONDUCTOR INC) 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 PDF资料下载
参数资料
| 型号： | MM908E621ACDWB |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| 封装： | 17.90 X 7.50 MM, 0.65 MM PITCH, PLASTIC, SOIC-54 |
| 文件页数： | 24/62页 |
| 文件大小： | 917K |
| 代理商： | MM908E621ACDWB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
Analog Integrated Circuit Device Data
30
Freescale Semiconductor
908E621
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
In addition the register includes two flags which will
indicate the source of a wake-up from Sleep mode: Either LIN
bus activity or an event on the L0 wake-up input terminal.
POR— Power On Reset bit
This read/write bit is set after power on. Bit is cleared by
writing a logic “1” to this location.
1 = Reset due to power on
0 = no power on reset
PINR— Reset forced from external Reset terminal bit
This read/write bit is set after an reset was forced on the
external reset RST_A terminal. Bit is cleared by writing an
logic “1” to this location.
1 = reset source is external reset terminal
0 = no external reset
WDR— Watch Dog Reset bit
This read/write flag is set due to watchdog time-out or
wrong watchdog timer reset. Clear WDR by writing a logic “1”
to WDR.
1 = reset source is watchdog
0 = no watchdog reset
HTR— High Temperature Reset bit
This read/write bit is set if the chip temperature exceeds a
certain value. Bit is cleared by writing a logic “1” to this
location.
1 = reset due to high temperature condition
0 = no high temperature reset
LVR— Low Voltage Reset bit
This read/write bit is set if the external VDD voltage
coming from the main voltage regulator falls below a certain
value. Bit is cleared by writing a logic “1” to this location.
1 = reset due to low voltage condition
0 = no low voltage reset
LINWF— LIN Wake-Up Flag
This read/write bit is set if a bus activity was the case of an
wake-up. Bit is cleared by writing a logic “1” to this location.
1 = Wake-up due to bus activity
0 = no wake-up due to bus activity
L0WF— L0 Wake-Up Flag
This read/write bit is set if a event on the L0 terminal
caused an wake-up. Bit is cleared by writing a logic “1” to this
location.
1 = Wake-Up due to L0 terminal
0 = no Wake-Up due to L0 terminal
ANALOG DIE INPUTS/OUTPUTS
LIN PHYSICAL LAYER
The LIN bus terminal provides a physical layer for single-
wire communication in automotive applications. The LIN
physical layer is designed to meet the LIN physical layer
specification.
The LIN driver is a low-side MOSFET with internal current
limitation and thermal shutdown. An internal pullup resistor
with a serial diode structure is integrated, so no external
pullup components are required for the application in a slave
node. The fall time from dominant to recessive and the rise
time from recessive to dominant is controlled. The symmetry
between both slew rate controls is guaranteed.
The slew rate can be selected for optimized operation at
10 and 20kBit/s as well as high baud rates for test and
programming. The slew rate can be adapted with 2 bits
SRS[1:0] in the System Control Register. The initial slew rate
is optimized for 20kBit/s.
The LIN terminal offers high susceptibility immunity level
from external disturbance, guaranteeing communication
during external disturbance.
The LIN transmitter circuitry is enabled by setting the
PSON bit in the System Control Register (SYSCTL).
If the transmitter works in the current limitation region, the
LINCL bit in the System Status Register (SYSSTAT) is set
and the LIN transceiver is disabled after a certain time.
Register Name and Address: RSR - $0D
Bit7
6
5
4
3
2
1
Bit0
Read
POR
PINR
WDR
HTR
LVR
0
LINWF
LOWF
Write
POR
1
0
相关PDF资料 |
PDF描述 |
|---|---|
| MM908E622ACDWB/R2 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MM908E624ACDWB/R | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MM908E625ACDWB | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MMBD1010LT3 | 0.2 A, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB |
| MMBD3000T1 | 0.2 A, SILICON, SIGNAL DIODE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MM908E621ACDWB/R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror |
| MM908E621ACDWBR2 | 功能描述:8位微控制器 -MCU QUAD HB / TRIPLE HS 841B RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E621ACPEK | 功能描述:8位微控制器 -MCU QUAD H-B/3-HS W/MCU & LI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E621ACPEKR2 | 功能描述:8位微控制器 -MCU QUAD HB AND TRIPLE HS RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E622 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-Bridge, Triple High-Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror |
发布紧急采购，3分钟左右您将得到回复。