参数资料
型号: MPC5125YVN200
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 200 MHz, MICROCONTROLLER, PBGA324
封装: 23 X 23 MM, 2.25 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, MS-034AJJ-1, TEPBGA-324
文件页数: 40/92页
文件大小: 640K
代理商: MPC5125YVN200
Electrical and Thermal Characteristics
MPC5125 Microcontroller Data Sheet, Rev. 3
Freescale Semiconductor
45
4.2.3
System PLL Electrical Characteristics
4.2.4
e300 Core PLL Electrical Characteristics
The internal clocking of the e300 core is generated from and synchronized to the system clock by means of a voltage-controlled
core PLL.
Table 15. System PLL Specifications
Characteristic
Sym
Min
Typical
Max
Unit
SpecID
Sys PLL input clock frequency1
NOTES:
1 The SYS_XTAL frequency and PLL configuration bits must be chosen such that the resulting system frequency, CPU (core)
frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies.
fsys_xtal
16
33.3
67
MHz
O3.1
Sys PLL input clock jitter2
2 This represents total input jitter — short term and long term combined. Two different types of jitter can exist on the input to
CORE_SYSCLK, systemic and true random jitter. True random jitter is rejected. Systemic jitter is passed into and through the
PLL to the internal clock circuitry.
tjitter
10
ps
O3.2
Sys PLL VCO frequency1
fVCOsys
400
800
MHz
O3.3
Sys PLL VCO output jitter (Dj), peak to peak / cycle
fVCOjitterDj
40
ps
O3.4
Sys PLL VCO output jitter (Rj), RMS 1 sigma
fVCOjitterRj
12
ps
O3.5
Sys PLL relock time — after power up3
3 PLL-relock time is the maximum amount of time required for the PLL lock after a stable VDD and CORE_SYSCLK are reached
during the power-on reset sequence.
tlock1
200
s
O3.6
Sys PLL relock time — when power was on4
4 PLL-relock time is the maximum amount of time required for the PLL lock after the PLL has been disabled and subsequently
re-enabled during sleep modes.
tlock2
170
s
O3.7
Table 16. e300 PLL Specifications
Characteristic
Sym
Min
Typical
Max
Unit
SpecID
e300 frequency1, 2
NOTES:
1 The frequency and e300 PLL configuration bits must be chosen such that the resulting system frequencies, CPU (core)
frequency, and e300 PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies in
2
The following hard-coded relationship exists between fcore and fVCOcore: (fcore = fVCOcore).
fcore
200
400
MHz
O4.1
e300 PLL VCO frequency1
fVCOcore
400
800
MHz
O4.3
e300 PLL input clock frequency
fCSB_CLK
50
200
MHz
O4.4
e300 PLL input clock cycle time
tCSB_CLK
5
20
ns
O4.5
e300 PLL relock time3
3 PLL-relock time is the maximum amount of time required for the PLL lock after a stable V
DD and CORE_SYSCLK are reached
during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently
re-enabled during sleep modes.
tlock
200
s
O4.6
相关PDF资料
PDF描述
MPC5125YVN400 32-BIT, FLASH, 400 MHz, MICROCONTROLLER, PBGA324
MPC5200CVR400B 400 MHz, MICROPROCESSOR, PBGA272
MPC5533MVZ80 FLASH, 80 MHz, MICROCONTROLLER, PBGA324
MPC5533MVM40 FLASH, 40 MHz, MICROCONTROLLER, PBGA208
MPC5533MZQ66 FLASH, 66 MHz, MICROCONTROLLER, PBGA324
相关代理商/技术参数
参数描述
MPC5125YVN400 功能描述:微处理器 - MPU POWERPC EMBEDDED SOC SOC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC5125YVN400 制造商:Freescale Semiconductor 功能描述:ICMICROPROCESSOR32-BITCMOSPBGA324PI
MPC5125YVN400R 制造商:Freescale Semiconductor 功能描述:POWERPC EMBEDDED SOC - Tape and Reel
MPC5200 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Hardware Specifications
MPC5200B 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller