参数资料
型号: MPC755CRX350TE
厂商: Freescale Semiconductor
文件页数: 8/56页
文件大小: 0K
描述: MCU HIP4DP 350MHZ 360-CBGA
标准包装: 44
系列: MPC7xx
处理器类型: 32-位 MPC7xx PowerPC
速度: 350MHz
电压: 2V
安装类型: 表面贴装
封装/外壳: 360-BBGA,FCCBGA
供应商设备封装: 360-FCCBGA(25x25)
包装: 托盘
MPC755 RISC Microprocessor Hardware Specifications, Rev. 8
16
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 6 provides the input/output timing diagram for the MPC755.
Figure 6. Input/Output Timing Diagram
4.2.3
L2 Clock AC Specifications
The L2CLK frequency is programmed by the L2 configuration register (L2CR[4–6]) core-to-L2 divisor
ratio. See Table 17 for example core and L2 frequencies at various divisors. Table 11 provides the potential
range of L2CLK output AC timing specifications as defined in Figure 7.
The minimum L2CLK frequency of Table 11 is specified by the maximum delay of the internal DLL. The
variable-tap DLL introduces up to a full clock period delay in the L2CLK_OUTA, L2CLK_OUTB, and
L2SYNC_OUT signals so that the returning L2SYNC_IN signal is phase-aligned with the next core clock
(divided by the L2 divisor ratio). Do not choose a core-to-L2 divisor which results in an L2 frequency
below this minimum, or the L2CLK_OUT signals provided for SRAM clocking will not be phase-aligned
with the MPC755 core clock at the SRAMs.
The maximum L2CLK frequency shown in Table 11 is the core frequency divided by one. Very few L2
SRAM designs will be able to operate in this mode, especially at higher core frequencies. Therefore, most
designs will select a greater core-to-L2 divisor to provide a longer L2CLK period for read and write access
to the L2 SRAMs. The maximum L2CLK frequency for any application of the MPC755 will be a function
of the AC timings of the MPC755, the AC timings for the SRAM, bus loading, and printed-circuit board
trace length. The current AC timing of the MPC755 supports up to 200 MHz with typical, similarly-rated
SRAM parts, provided careful design practices are observed. Clock trace lengths must be matched and all
trace lengths should be as short as possible. Higher frequencies can be achieved by using better performing
SYSCLK
All Inputs
VM
All Outputs
tKHOX
VM
(Except TS, ABB,
ARTRY, DBB)
TS, ABB, DBB
ARTRY
VM
tKHOZ
tKHABPZ
tKHARPZ
tKHARP
tKHOV
tKHOX
tKHOV
tKHOX
tKHOV
tIVKH
tIXKH
tKHOZ
tKHOE
VM = Midpoint Voltage (OVDD/2 or Vin/2)
相关PDF资料
PDF描述
AMM43DRAI CONN EDGECARD 86POS .156 R/A
MPC755BRX350TE MCU HIP4DP 350MHZ 360-CBGA
IDT70V25L15PFG8 IC SRAM 128KBIT 15NS 100TQFP
MPC8544EVTARJA IC MPU POWERQUICC III 783-FCBGA
FMM43DSEF CONN EDGECARD 86POS .156 EYELET
相关代理商/技术参数
参数描述
MPC755CRX400LE 功能描述:微处理器 - MPU GF RV2.84A105C 360CBGA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC755CRX400TE 功能描述:微处理器 - MPU GF RV2.84A-40C 360CBGA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC755CVT350LE 功能描述:微处理器 - MPU GF RV2.8,4A,105C,6W RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC755CVT400LE 功能描述:微处理器 - MPU GF RV2.84A105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC76 制造商:未知厂家 制造商全称:未知厂家 功能描述:Metal Plate Cement Resistors