参数资料
型号: MPC755CRX350TE
厂商: Freescale Semiconductor
文件页数: 9/56页
文件大小: 0K
描述: MCU HIP4DP 350MHZ 360-CBGA
标准包装: 44
系列: MPC7xx
处理器类型: 32-位 MPC7xx PowerPC
速度: 350MHz
电压: 2V
安装类型: 表面贴装
封装/外壳: 360-BBGA,FCCBGA
供应商设备封装: 360-FCCBGA(25x25)
包装: 托盘
MPC755 RISC Microprocessor Hardware Specifications, Rev. 8
Freescale Semiconductor
17
Electrical and Thermal Characteristics
SRAM. Note that revisions of the MPC755 prior to Rev. 2.8 (Rev. E) were limited in performance, and
were typically limited to 175 MHz with similarly-rated SRAM. For more information, see Section 10.2,
Freescale is similarly limited by system constraints and cannot perform tests of the L2 interface on a
socketed part on a functional tester at the maximum frequencies of Table 11. Therefore, functional
operation and AC timing information are tested at core-to-L2 divisors of 2 or greater. Functionality of
core-to-L2 divisors of 1 or 1.5 is verified at less than maximum rated frequencies.
L2 input and output signals are latched or enabled, respectively, by the internal L2CLK (which is SYSCLK
multiplied up to the core frequency and divided down to the L2CLK frequency). In other words, the AC
timings of Table 12 and Table 13 are entirely independent of L2SYNC_IN. In a closed loop system, where
L2SYNC_IN is driven through the board trace by L2SYNC_OUT, L2SYNC_IN only controls the output
phase of L2CLK_OUTA and L2CLK_OUTB which are used to latch or enable data at the SRAMs.
However, since in a closed loop system L2SYNC_IN is held in phase alignment with the internal L2CLK,
the signals of Table 12 and Table 13 are referenced to this signal rather than the not-externally-visible
internal L2CLK. During manufacturing test, these times are actually measured relative to SYSCLK.
The L2SYNC_OUT signal is intended to be routed halfway out to the SRAMs and then returned to the
L2SYNC_IN input of the MPC755 to synchronize L2CLK_OUT at the SRAM with the processor’s
internal clock. L2CLK_OUT at the SRAM can be offset forward or backward in time by shortening or
lengthening the routing of L2SYNC_OUT to L2SYNC_IN. See Freescale Application Note AN1794/D,
Backside L2 Timing Analysis for PCB Design Engineers.
The L2CLK_OUTA and L2CLK_OUTB signals should not have more than two loads.
相关PDF资料
PDF描述
AMM43DRAI CONN EDGECARD 86POS .156 R/A
MPC755BRX350TE MCU HIP4DP 350MHZ 360-CBGA
IDT70V25L15PFG8 IC SRAM 128KBIT 15NS 100TQFP
MPC8544EVTARJA IC MPU POWERQUICC III 783-FCBGA
FMM43DSEF CONN EDGECARD 86POS .156 EYELET
相关代理商/技术参数
参数描述
MPC755CRX400LE 功能描述:微处理器 - MPU GF RV2.84A105C 360CBGA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC755CRX400TE 功能描述:微处理器 - MPU GF RV2.84A-40C 360CBGA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC755CVT350LE 功能描述:微处理器 - MPU GF RV2.8,4A,105C,6W RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC755CVT400LE 功能描述:微处理器 - MPU GF RV2.84A105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC76 制造商:未知厂家 制造商全称:未知厂家 功能描述:Metal Plate Cement Resistors