- 您现在的位置：买卖IC网 > PDF目录45359 > MPC8306VMABDCA (FREESCALE SEMICONDUCTOR INC) 32-BIT, 133 MHz, RISC PROCESSOR, PBGA369 PDF资料下载
参数资料
| 型号： | MPC8306VMABDCA |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 133 MHz, RISC PROCESSOR, PBGA369 |
| 封装： | 19 X 19 MM, 1.61 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, MAPBGA-369 |
| 文件页数： | 36/76页 |
| 文件大小： | 474K |
| 代理商： | MPC8306VMABDCA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
MPC8306 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
Freescale Semiconductor
41
I2C
Figure 29. I2C AC Test Load
Figure 30. I2C Bus AC Timing Diagram
Fall time of both SDA and SCL signals
tI2CF
20 + 0.1 CB4
300
ns
Setup time for STOP condition
tI2PVKH
0.6
—
s
Bus free time between a STOP and START condition
tI2KHDX
1.3
—
s
Noise margin at the LOW level for each connected device (including
hysteresis)
VNL
0.1
OVDD
—V
Noise margin at the HIGH level for each connected device (including
hysteresis)
VNH
0.2
OVDD
—V
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tI2DVKH symbolizes I2C timing (I2)
with respect to the time data input signals (D) reach the valid state (V) relative to the tI2C clock reference (K) going to the high
(H) state or setup time. Also, tI2SXKL symbolizes I2C timing (I2) for the time that the data with respect to the start condition
(S) went invalid (X) relative to the tI2C clock reference (K) going to the low (L) state or hold time. Also, tI2PVKH symbolizes I2C
timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the tI2C clock
reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate
letter: R (rise) or F (fall).
2.
MPC8306 provides a hold time of at least 300 ns for the SDA signal (referred to the VIH(min) of the SCL signal) to bridge
the undefined region of the falling edge of SCL.
3. The maximum tI2DVKL has only to be met if the device does not stretch the LOW period (tI2CL) of the SCL signal.
4. CB = capacitance of one bus line in pF.
Table 41. I2C AC Electrical Specifications (continued)
All values refer to VIH (min) and VIL (max) levels (see Table 40).
Parameter
Symbol1
Min
Max
Unit
Output
Z0 = 50
OVDD/2
RL = 50
Sr
S
SDA
SCL
tI2CF
tI2SXKL
tI2CL
tI2CH
tI2DXKL
tI2DVKH
tI2SXKL
tI2SVKH
tI2KHKL
tI2PVKH
tI2CR
tI2CF
PS
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8306CVMADDCA | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA369 |
| MPC8308CZQAGD | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473 |
| MPC8308CZQADD | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473 |
| MPC8308CVMAFD | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473 |
| MPC8309CVMAGDCA | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA489 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8306VMACDC | 制造商:Freescale Semiconductor 功能描述:MPC8306VMACDC - Bulk |
| MPC8306VMACDCA | 功能描述:微处理器 - MPU E300 MP 200 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8306VMADDC | 制造商:Freescale Semiconductor 功能描述:MPC8306VMADDC - Bulk |
| MPC8306VMADDCA | 功能描述:微处理器 - MPU E300 MP 266 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8306VMADDCA | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 266 MHz 369-LFBGA |
发布紧急采购，3分钟左右您将得到回复。