参数资料
型号: MPC8306VMABDCA
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 133 MHz, RISC PROCESSOR, PBGA369
封装: 19 X 19 MM, 1.61 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, MAPBGA-369
文件页数: 59/76页
文件大小: 474K
代理商: MPC8306VMABDCA
MPC8306 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
62
Freescale Semiconductor
Clocking
In addition, some of the internal units may be required to be shut off or operate at lower frequency than
the csb_clk frequency. These units have a default clock ratio that can be configured by a memory mapped
register after the device comes out of reset.
Table 53 specifies which units have a configurable clock frequency. For detailed description, refer to the
“System Clock Control Register (SCCR)” section in the MPC8306 PowerQUICC II Pro Communications
Processor Reference Manual.
NOTE
Setting the clock ratio of these units must be performed prior to any access
to them.
Table 54 provides the maximum operating frequencies for the MPC8306 MAPBGA under recommended
operating conditions (see Table 2).
22.2
System PLL Configuration
The system PLL is controlled by the RCWL[SPMF] parameter. Table 55 shows the multiplication factor
encodings for the system PLL.
NOTE
System PLL VCO frequency = 2 × (CSB frequency) × (System PLL VCO
divider). The VCO divider needs to be set properly so that the System PLL
VCO frequency is in the range of 450–750 MHz.
As described in Section 22, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset
configuration word low select the ratio between the primary clock input (SYS_CLK_IN) and the internal
Table 53. Configurable Clock Units
Unit
Default Frequency
Options
I2C,SDHC, USB, DMA Complex
csb_clk
Off, csb_clk, csb_clk/2, csb_clk/3
Table 54. Operating Frequencies for MAPBGA
Characteristic1
1 The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting csb_clk,
MCLK, LCLK, and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.
Max Operating Frequency
Unit
e300 core frequency (core_clk)266
MHz
Coherent system bus frequency (csb_clk)133
MHz
QUICC Engine frequency (qe_clk)200
MHz
DDR2 memory bus frequency (MCLK)2
2 The DDR2 data rate is 2× the DDR2 memory bus frequency.
133
MHz
Local bus frequency (LCLKn)3
3 The local bus frequency is 1/2, 1/4, or 1/8 of the lb_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1× or 2× the
csb_clk
frequency (depending on RCWL[LBCM]).
66
MHz
相关PDF资料
PDF描述
MPC8306CVMADDCA 32-BIT, 266 MHz, RISC PROCESSOR, PBGA369
MPC8308CZQAGD 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
MPC8308CZQADD 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
MPC8308CVMAFD 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
MPC8309CVMAGDCA 32-BIT, 400 MHz, RISC PROCESSOR, PBGA489
相关代理商/技术参数
参数描述
MPC8306VMACDC 制造商:Freescale Semiconductor 功能描述:MPC8306VMACDC - Bulk
MPC8306VMACDCA 功能描述:微处理器 - MPU E300 MP 200 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8306VMADDC 制造商:Freescale Semiconductor 功能描述:MPC8306VMADDC - Bulk
MPC8306VMADDCA 功能描述:微处理器 - MPU E300 MP 266 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8306VMADDCA 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 266 MHz 369-LFBGA