- 您现在的位置：买卖IC网 > PDF目录80531 > MPC8378ECVRAGDA (FREESCALE SEMICONDUCTOR INC) 32-BIT, 266 MHz, MICROPROCESSOR, PBGA689 PDF资料下载
参数资料
| 型号： | MPC8378ECVRAGDA |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA689 |
| 封装： | 31 X 31 MM, 2.46 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-689 |
| 文件页数： | 103/125页 |
| 文件大小： | 894K |
| 代理商： | MPC8378ECVRAGDA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页当前第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 5
Freescale Semiconductor
79
20
High-Speed Serial Interfaces (HSSI)
The MPC8378E features two serializer/deserializer (SerDes) interfaces to be used for high-speed serial interconnect
applications. See Table 1 for the interfaces supported.
This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes
reference clocks. The SerDes data lane’s transmitter and receiver reference circuits are also shown.
20.1
Signal Terms Definition
The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description
and specification of differential signals.
Figure 54 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure
shows waveform for either a transmitter output (SDn_TX and SDn_TX) or a receiver input (SDn_RX and SDn_RX). Each
signal swings between A volts and B volts where A > B.
Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes
transmitter and receiver operate in a fully symmetrical differential signaling environment.
Single-Ended Swing
The transmitter output signals and the receiver input signals SDn_TX, SDn_TX, SDn_RX and SDn_RX each have a
peak-to-peak swing of A – B volts. This is also referred as each signal wire’s single-ended swing.
Differential Output Voltage, VOD (or Differential Output Swing):
The differential output voltage (or swing) of the transmitter, VOD, is defined as the difference of the two
complimentary output voltages: VSDn_TX – VSDn_TX. The VOD value can be either positive or negative.
Differential Input Voltage, VID (or Differential Input Swing):
The differential input voltage (or swing) of the receiver, VID, is defined as the difference of the two complimentary
input voltages: VSDn_RX – VSDn_RX. The VID value can be either positive or negative.
Differential Peak Voltage, VDIFFp
The peak value of the differential transmitter output signal or the differential receiver input signal is defined as
differential peak voltage, VDIFFp = |A – B| volts.
Differential Peak-to-Peak, VDIFFp-p
Since the differential output signal of the transmitter and the differential input signal of the receiver each range from
A – B to –(A – B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver
input signal is defined as differential peak-to-peak voltage, VDIFFp-p =2 VDIFFp = 2 |(A – B)| volts, which is twice
of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak
voltage can also be calculated as VTX-DIFFp-p = 2 |VOD|.
Differential Waveform
The differential waveform is constructed by subtracting the inverting signal (SDn_TX, for example) from the
non-inverting signal (SDn_TX, for example) within a differential pair. There is only one signal trace curve in a
differential waveform. The voltage represented in the differential waveform is not referenced to ground. Refer to
Figure 63 as an example for differential waveform.
Common Mode Voltage, Vcm
The common mode voltage is equal to one half of the sum of the voltages between each conductor of a balanced
interchange circuit and ground. In this example, for SerDes output,
Vcm_out =(VSDn_TX +VSDn_TX) 2=(A +B) 2, which is the arithmetic mean of the two complimentary output
voltages within a differential pair. In a system, the common mode voltage may often differ from one component’s
output to the other’s input. Sometimes it may be even different between the receiver input and driver output circuits
within the same component. It is also referred as the DC offset in some occasion.
相关PDF资料 |
PDF描述 |
|---|---|
| MB90587CPMC | MICROCONTROLLER, PQFP100 |
| MB95F212HPH-G-SNE2 | MICROCONTROLLER, PDIP8 |
| MB95F213HPH-G-SNE2 | MICROCONTROLLER, PDIP8 |
| MC9S08SH8MTGR | MICROCONTROLLER, PDSO16 |
| MC8641HX1250NB | MICROPROCESSOR, CBGA1023 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8378ECVRAGFA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8378ECVRAGGA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8378ECVRAJDA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8378ECVRAJF | 功能描述:微处理器 - MPU PBGA W/ ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8378ECVRAJFA | 功能描述:微处理器 - MPU 8378 PBGA XT PbFr W/ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。