参数资料
型号: MPC9351FA
厂商: IDT, Integrated Device Technology Inc
文件页数: 1/14页
文件大小: 0K
描述: IC PLL CLOCK DRIVER LV 32-LQFP
标准包装: 250
类型: PLL 时钟发生器
PLL: 带旁路
输入: LVCMOS,LVPECL
输出: LVCMOS
电路数: 1
比率 - 输入:输出: 2:9
差分 - 输入:输出: 是/无
频率 - 最大: 200MHz
除法器/乘法器: 是/无
电源电压: 2.375 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-LQFP
供应商设备封装: 32-TQFP(7x7)
包装: 托盘
DATASHEET
Low Voltage PLL Clock Driver
MPC9351
NRND
MPC9351 REVISION 6 JANUARY 31, 2013
1
2013 Integrated Device Technology, Inc.
The MPC9351 is a 2.5V and 3.3V compatible, PLL based clock generator
targeted for high performance clock distribution systems. With output
frequencies of up to 200 MHz and a maximum output skew of 150ps, the
MPC9351 is an ideal solution for the most demanding clock tree designs. The
device offers 9 low-skew clock outputs, each is configurable to support the
clocking needs of the various high-performance microprocessors including the
PowerQUICC II integrated communication microprocessor. The extended
temperature range of the MPC9351 supports telecommunication and networking
requirements.The device employs a fully differential PLL design to minimize
cycle-to-cycle and long-term jitter.
Features
9 Outputs LVCMOS PLL Clock Generator
25 – 200MHz Output Frequency Range
Fully Integrated PLL
2.5V and 3.3V Compatible
Compatible to Various Microprocessors Such as PowerQuicc II
Supports Networking, Telecommunications and Computer Applications
Configurable Outputs: Divide-by-2, 4 and 8 of VCO Frequency
LVPECL and LVCMOS Compatible Inputs
External Feedback Enables Zero-Delay Configurations
Output Enable/disable and Static Test Mode (PLL Enable/Disable)
Low Skew Characteristics: Maximum 150ps Output-to-Output
Cycle-to-Cycle Jitter Max. 22ps RMS
32-Lead LQFP Package, Pb-Free
Ambient Temperature Range -40°C to +85°C
NRND – Not Recommend for New Design.
Functional Description
The MPC9351 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal operation
of the MPC9351 requires a connection of one of the device outputs to the EXT_FB input to close the PLL feedback path. The
reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be selected to
match the VCO frequency range. With available output dividers of divide-by-2, divide-by-4 and divide-by-8, the internal VCO of
the MPC9351 is running at either 2x, 4x or 8x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs
is either the one-half, one-fourth or one-eighth of the selected VCO frequency and can be configured for each output bank using
the FSELA, FSELB, FSELC and FSELD pins, respectively. The available output-to-input frequency ratios are 4:1, 2:1, 1:1, 1:2
and 1:4. The REF_SEL pin selects the differential LVPECL (PCLK and PCLK) or the LVCMOS compatible reference input
(TCLK). The MPC9351 also provides a static test mode when the PLL enable pin (PLL_EN) is pulled to logic low state. In test
mode, the selected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended
for system diagnostics, test and debug purposes. This test mode is fully static and the minimum clock frequency specification
does not apply. The outputs can be disabled by deasserting the OE pin (logic high state). In PLL mode, deasserting OE causes
the PLL to loose lock due to no feedback signal presence at EXT_FB. Asserting OE will enable the outputs and close the phase
locked loop, also enabling the PLL to recover to normal operation. The MPC9351 is fully 2.5 V and 3.3 V compatible and requires
no external loop filter components. All inputs except PCLK and PCLK accept LVCMOS signals, while the outputs provide
LVCMOS compatible levels with the capability to drive terminated 50
transmission lines. For series terminated transmission
lines, each of the MPC9351 outputs can drive one or two traces giving the device an effective fanout of 1:18. The device is pack-
aged in a 7x7 mm2 32-lead LQFP package.
Application Information
The fully integrated PLL of the MPC9351 allows the low-skew outputs to lock onto a clock input and distribute it with essentially
zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase offset between
the outputs and the reference signal.
MPC9351
LOW VOLTAGE
2.5 V AND 3.3 V PLL
CLOCK GENERATOR
AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-03
NRND – Not Recommend for New Designs
相关PDF资料
PDF描述
MPC9352AC IC CLK GEN ZD 1:11 32-LQFP
MPC93H51AC IC PLL CLK DRIVER LV 32-LQFP
MPC93H52AC IC CLK GEN ZD 1:11 32-LQFP
MPC93R51AC IC PLL CLK DRIVER LV 32-LQFP
MPC9608AC IC CLOCK BUFFER ZD 1:10 32-LQFP
相关代理商/技术参数
参数描述
MPC9351FAR2 功能描述:IC PLL CLOCK DRIVER LV 32-LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
MPC9352 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:3.3V / 2.5V 1:11 LVCMOS ZERO DELAY CLOCK GENERATOR
MPC9352AC 功能描述:锁相环 - PLL 3.3V 240MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
MPC9352ACR2 功能描述:时钟发生器及支持产品 FSL 1-11 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
MPC9352FA 功能描述:锁相环 - PLL 2.5 3.3V 200MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray