参数资料
型号: MPC9456AC
厂商: IDT, Integrated Device Technology Inc
文件页数: 10/13页
文件大小: 0K
描述: IC CLK BUFF DVDR MUX 1:10 32LQFP
标准包装: 250
类型: 扇出缓冲器(分配),除法器,多路复用器,PLL
电路数: 1
比率 - 输入:输出: 1:10
差分 - 输入:输出: 是/无
输入: LVCMOS,LVPECL
输出: LVCMOS
频率 - 最大: 250MHz
电源电压: 2.375 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-LQFP
供应商设备封装: 32-TQFP(7x7)
包装: 托盘
ICS843N001BGI REVISION 4 DECEMBER 21, 2012
6
2012 Integrated Device Technology, Inc.
MPC9456 Data Sheet
2.5 V AND 3.3 V LVCMOS CLOCK FANOUT BUFFER
Table 9. AC Characteristics (VCC = VCCA = VCCB = VCCC = 2.5 V ± 5%, TA = –40 to +85C)(1)
1. AC characteristics apply for parallel output termination of 50
to VTT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fref
Input Frequency
0
250(2)
2. The MPC9456 is functional up to an input and output clock frequency of 350 MHz and is characterized up to 250 MHz.
MHz
fMAX
Maximum Output Frequency
1 output
2 output
0
250(2)
125
MHz
FSELx = 0
FSELx = 1
VPP
Peak-to-Peak Input Voltage
PCLK
500
1000
mV
LVPECL
VCMR(3)
3. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range
and the input swing lies within the VPP (AC) specification.
Common Mode Range
PCLK
1.1
VCC–0.7
V
LVPECL
tP, REF
Reference Input Pulse Width
1.4
ns
tr, tf
PCLK Input Rise/Fall Time
1.0(4)
4. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input
pulse width, output duty cycle and maximum frequency specifications.
ns
0.7 to 1.7 V
tPLH
tPHL
Propagation Delay
PCLK to any Q
2.6
5.6
5.5
ns
tPLZ, HZ
Output Disable Time
10
ns
tPZL, LZ
Output Enable Time
10
ns
tsk(O)
Output-to-Output Skew
Within one bank
Any output bank, same output divider
Any output, Any output divider
150
200
350
ps
tsk(PP)
Device-to-Device Skew
3.0
ns
tSK(P)
DCQ
Output Pulse Skew(5)
Output Duty Cycle
1 or 2 output
5. Output pulse skew tSK(P) is the absolute difference of the propagation delay times: | tPLH – tPHL |. Output duty cycle is frequency
dependent: DCQ = (0.5 ± tSK(P) fOUT). For example at fOUT = 125 MHz the output duty cycle limit is 50% ± 2.5%.
45
50
200
55
ps
%DCREF = 50%
tr, tf
Output Rise/Fall Time
0.1
1.0
ns
0.6 to 1.8 V
Table 10. AC Characteristics (VCC = 3.3 V ± 5%, VCCA = VCCB = VCCC = 2.5 V ± 5% or 3.3 V ± 5%, TA = –40 to +85C)(1), (2)
1. AC characteristics apply for parallel output termination of 50
to VTT.
2. For all other AC specifications, refer to 2.5 V or 3.3 V tables according to the supply voltage of the output bank.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
tsk(O)
Output-to-Output Skew
Within one bank
Any output bank, same output divider
Any output, Any output divider
150
250
350
ps
tsk(PP)
Device-to-Device Skew
2.5
ns
tPLH,HL
Propagation Delay
PCLK to any Q
See 3.3 V Table
tSK(P)
DCQ
Output Pulse Skew(3)
Output Duty Cycle
1 or 2 output
3. Output pulse skew tSK(P) is the absolute difference of the propagation delay times: | tPLH – tPHL |. Output duty cycle is frequency
dependent: DCQ = (0.5 ± tSK(P) fOUT).
45
50
250
55
ps
%DCREF = 50%
相关PDF资料
PDF描述
MPC9600AE IC PLL CLK DRIVER LV 48-LQFP
MPC961CAC IC BUFFER ZD 1:18 PLL 32-LQFP
MPC961PAC IC BUFFER ZD 1:18 PLL 32-LQFP
MPC9653AAC IC PLL CLK GEN 1:8 3.3V 32-LQFP
MPC9658AC IC PLL CLK GEN 1:10 3.3V 32-LQFP
相关代理商/技术参数
参数描述
MPC9456ACR2 功能描述:时钟驱动器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel
MPC9456FA 功能描述:时钟缓冲器 2.5 3.3V 250MHz Clock Generator RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟(最大值): 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel
MPC946 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE 1:10 CMOS CLOCK DRIVER
MPC947 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE 1:9 CLOCK DISTRIBUTION CHIP
MPC947FA 制造商:Freescale Semiconductor 功能描述: