- 您现在的位置：买卖IC网 > PDF目录2099 > MPC9600AE (IDT, Integrated Device Technology Inc)IC PLL CLK DRIVER LV 48-LQFP PDF资料下载
参数资料
| 型号： | MPC9600AE |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 1/15页 |
| 文件大小： | 0K |
| 描述： | IC PLL CLK DRIVER LV 48-LQFP |
| 标准包装： | 250 |
| 类型： | PLL 时钟驱动器 |
| PLL： | 带旁路 |
| 输入： | LVCMOS，LVPECL |
| 输出： | LVCMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:21 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 2.375 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 托盘 |
DATASHEET
Low Voltage, 2.5V and 3.3V LVCMOS
PLL Clock Driver
MPC9600
NRND
MPC9600 REVISION 6 JANUARY 7, 2013
1
2013 Integrated Device Technology, Inc.
The MPC9600 is a low voltage 2.5 V or 3.3 V compatible, 1:21 PLL based clock driver
and fanout buffer. With output frequencies up to 200 MHz and output skews of 150 ps, the
device meets the needs of the most demanding clock tree applications.
Features
Multiplication of Input Frequency by 2, 3, 4, and 6
Distribution of Output Frequency to 21 Outputs Organized in Three Output Banks:
QA0-QA6, QB0-QB6, QC0-QC6, Each Fully Selectable
Fully Integrated PLL
Selectable Output Frequency Range Is 50 to 100 MHz and 100 to 200 MHz
Selectable Input Frequency Range Is 16.67 to 33 MHz and 25 to 50 MHz
LVCMOS Outputs
Outputs Disable to High Impedance (Except QFB)
LVCMOS or LVPECL Reference Clock Options
48-Lead QFP Packaging, Pb-Free
50 ps Cycle-to-Cycle Jitter
150 ps Maximum Output-to-Output Skew
200 ps Maximum Static Phase Offset Window
NRND – Not Recommend for New Designs
Functional Description
The MPC9600 is a fully LVCMOS 2.5 V or 3.3 V compatible PLL clock driver. The MPC9600 has the capability to generate clock signals
of 50 to 200 MHz from clock sources of 16.67 to 50 MHz. The internal PLL is optimized for this frequency range and does not require
external loop filter components. QFB provides an output for the external feedback path to the feedback input FB_IN. The QFB divider ratio
is configurable and determines the PLL frequency multiplication factor when QFB is directly connected to FB_IN. The MPC9600 is
optimized for minimizing the propagation delay between the clock input and FB_IN.
Three output banks of 7 outputs each bank can be individually configured to divide the VCO frequency by 2 or by 4. Combining the
feedback and output divider ratios, the MPC9600 is capable to multiply the input frequency by 2, 3, 4, and 6.
The reference clock is selectable either LVPECL or LVCMOS. The LVPECL reference clock feature allows the designer to use LVPECL
fanout buffers for the inner branches of the clock distribution tree. All control inputs accept LVCMOS compatible levels. The outputs provide
low impedance LVCMOS outputs capable of driving parallel terminated 50
transmission to VTT =VCC/2. For series terminated lines the
MPC9600 can drive two lines per output giving the device an effective total fanout of 1:42. With guaranteed maximum output-to-output
skew of 150 ps, the MPC9600 PLL clock driver meets the synchronization requirements of the most demanding systems.
The VCCA analog power pin doubles as a PLL bypass select line for test purpose. When the VCCA is driven to GND the reference clock
will bypass the PLL.
The device is packaged in a 48-lead LQFP package to provide optimum combination of board density and performance.
3.3 V OR 2.5 V
LOW VOLTAGE CMOS
PLL CLOCK DRIVER
AE SUFFIX
48-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 932-03
SCALE 2:1
NRND – Not Recommend for New Designs
相关PDF资料 |
PDF描述 |
|---|---|
| MPC961CAC | IC BUFFER ZD 1:18 PLL 32-LQFP |
| MPC961PAC | IC BUFFER ZD 1:18 PLL 32-LQFP |
| MPC9653AAC | IC PLL CLK GEN 1:8 3.3V 32-LQFP |
| MPC9658AC | IC PLL CLK GEN 1:10 3.3V 32-LQFP |
| MPC9772FA | IC PLL CLK GEN 1:12 3.3V 52-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9600AER2 | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| MPC9600FA | 功能描述:IC CLOCK DRVR PLL LV 1:21 48LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MPC9608 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:1:10 LVCMOS Zero Delay Clock Buffer |
| MPC9608AC | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| MPC9608ACR2 | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。