参数资料
型号: MPC9600AE
厂商: IDT, Integrated Device Technology Inc
文件页数: 12/15页
文件大小: 0K
描述: IC PLL CLK DRIVER LV 48-LQFP
标准包装: 250
类型: PLL 时钟驱动器
PLL: 带旁路
输入: LVCMOS,LVPECL
输出: LVCMOS
电路数: 1
比率 - 输入:输出: 2:21
差分 - 输入:输出: 是/无
频率 - 最大: 200MHz
除法器/乘法器: 是/是
电源电压: 2.375 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-TQFP(7x7)
包装: 托盘
MPC9600 REVISION 6 JANUARY 7, 2013
6
2013 Integrated Device Technology, Inc.
MPC9600 Data Sheet
LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER
Table 7. AC Characteristics – 48 LQFP (VCC = 3.3 V ± 5% or VCC = 2.5 V ± 5%, TA = –40°C to +85°C)(1)
1. AC characteristics are applicable over the entire ambient temperature and supply voltage range and are production tested. AC
characteristics apply for parallel output termination of 50
to VTT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fref
Input Frequency
8 feedback (FSEL_FB = 0)
12 feedback (FSEL_FB = 1)
Static test mode (VCCA = GND)
25
16.67
0
50
33
500
MHz
PLL locked
VCCA = GND
fVCO
VCO Frequency
200
400
MHz
fMAX
Maximum Output Frequency
2 outputs (FSELx = 0)
4 outputs (FSELx = 1)
100
50
200
100
MHz
PLL locked
frefDC
Reference Input Duty Cycle
25
75
%
VPP
Peak-to-Peak Input Voltage
PCLK, PCLK
500
1000
mV
LVPECL
VCMR(2)
2. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range
and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset t().
Common Mode Range
PCLK, PCLK (VCC = 3.3 V 5%)
PCLK, PCLK (VCC = 2.5 V 5%)
1.2
VCC –0.8
VCC –0.6
V
LVPECL
tr, tf
CCLK Input Rise/Fall Time
1.0
ns
t()
Propagation Delay (static phase offset)
CCLK to FB_IN
PECL_CLK to FB_IN
–60
+30
+40
+130
+140
+230
ps
PLL locked
tsk(o)
Output-to-Output Skew
all outputs, single frequency
all outputs, multiple frequency
within QAx output bank
within QBx outputs
within QCx outputs
70
30
40
30
150
75
125
75
ps
Measured at
coincident rising
edge
DC
Output Duty Cycle
45
50
55
%
tr, tf
Output Rise/Fall Time
0.1
1.0
ns
tPLZ, HZ
Output Disable Time
10
ns
tPZL, ZH
Output Enable Time
10
ns
BW
PLL Closed Loop Bandwidth
8 feedback (FSEL_FB=0)
12 feedback (FSEL_FB=1)
1.0 – 10
0.6 – 4.0
MHz
–3 dB point of PLL
transfer
characteristic
tJIT(CC)
Cycle-to-Cycle Jitter(3)
All outputs in
2 configuration
All outputs in
4 configuration
40
130
180
ps
Refer to
application
section for other
configurations
tJIT(PER)
Period Jitter(3)
All outputs in
2 configuration
All outputs in
4 configuration
3. Cycle-to-cycle and period jitter depends on output divider configuration.
25
20
70
100
ps
Refer to
application
section for other
configurations
tJIT()
I/O Phase Jitter (1
)VCC = 3.3 V
VCC = 2.5 V
17(4)
4. See Applications Information section for max I/O phase jitter versus frequency.
ps
RMS value at
fVCO = 400 MHz
tLOCK
Maximum PLL Lock Time
5.0
ms
相关PDF资料
PDF描述
MPC961CAC IC BUFFER ZD 1:18 PLL 32-LQFP
MPC961PAC IC BUFFER ZD 1:18 PLL 32-LQFP
MPC9653AAC IC PLL CLK GEN 1:8 3.3V 32-LQFP
MPC9658AC IC PLL CLK GEN 1:10 3.3V 32-LQFP
MPC9772FA IC PLL CLK GEN 1:12 3.3V 52-LQFP
相关代理商/技术参数
参数描述
MPC9600AER2 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟(最大值): 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel
MPC9600FA 功能描述:IC CLOCK DRVR PLL LV 1:21 48LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
MPC9608 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:1:10 LVCMOS Zero Delay Clock Buffer
MPC9608AC 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟(最大值): 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel
MPC9608ACR2 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟(最大值): 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel