- 您现在的位置：买卖IC网 > PDF目录26839 > MPC9894VFR2 (INTEGRATED DEVICE TECHNOLOGY INC) 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 PDF资料下载
参数资料
| 型号： | MPC9894VFR2 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| 封装： | 11 X 11 MM, MAPBGA-100 |
| 文件页数： | 23/28页 |
| 文件大小： | 362K |
| 代理商： | MPC9894VFR2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页
Advanced Clock Drivers Devices
4
Freescale Semiconductor
MPC9894
Table 2. Function Table
Control
Default
0
1
Control Inputs
PLL_BYPASS
0
PLL enabled. The input to output frequency
relationship is according to Table 9 if the PLL is
frequency locked.
PLL bypassed and IDCS disabled. The VCO output is
replaced by the reference clock signal fREF. This is
considered to be a test mode and clock monitoring and
clock switching are disabled during this operation.
CLK_VALID[3:0]
0
The associated clock input is considered to be invalid
and usable
The associated clock input is considered to be a valid
usable clock input
CLK_ALARM_RST
1
CLK_STAT[3:0] and SEL_STAT[1:0] flags are reset:
CLK_STAT[3:0] = 0000 and SEL_STAT[1:0] = 00.
CLK_ALARM_RST is a one-shot function.
CLK_STAT[3:0] and SEL_STAT[1:0] flags are active
MR
1
Reset of data generators and output dividers. The
MPC9894 requires reset at power-up and after any
loss of PLL lock. Loss of PLL lock may occur when the
external feedback path is interrupted. The length of the
reset pulse should be greater than two reference clock
cycles
Outputs enabled (active)
MBOOT
0
I2C read/write mode
I2C boot mode
PRESET
0
Normal Operation
Uses Configuration Register PRESET values on MR
EX_FB_SEL
0
Selects internal feedback path
Selects external feedback path
MEDIA
0
Low output impedance (QA0 to QD1 and QFB)
50
output impedance (QA0 to QD1 and QFB)
SEL_2P5V
0
Selects 3.3 V for core VDD
Selects 2.5 V for core VDD
MSTROUT_EN
All outputs disabled (synchronous with clock being low) All outputs enabled
Control Outputs
LOCK(1)
PLL is locked
PLL is unlocked
BUSY(1)
The IDCS has initiated a clock switch.
No clock switch currently performed
INT
IDCS status has changed (indicates an assertion of
CLK_STAT[3:0] or deassertion of LOCK)
No status change
CLK_STAT[3:0]
Associated clock input not valid
Associated clock input valid
SEL_STAT[1:0]
Encoded value refer to Table 7
1. The combined pins of LOCK = 1 and BUSY = 0 are used to indicate a catastrophic failure. Refer to PLL Out-of-Lock Conditions.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9894VM | 制造商:IDT from Components Direct 功能描述:IDT MPC9894VM PLL - Trays 制造商:IDT 功能描述:IDT MPC9894VM PLL |
| MPC990 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC990F18 F44A WAF | 制造商:Motorola Inc 功能描述: |
| MPC991 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC991FA | 制造商:Motorola Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。