- 您现在的位置：买卖IC网 > PDF目录26839 > MPC998FAR2 (MOTOROLA INC) PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF资料下载
参数资料
| 型号： | MPC998FAR2 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封装： | PLASTIC, LQFP-32 |
| 文件页数： | 6/7页 |
| 文件大小： | 110K |
| 代理商： | MPC998FAR2 |
4
MPC998
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
442
AC CHARACTERISTICS (VCCA = VCCI = 3.3V ± 5%, VCCO = 1.7V to 2.1V, TA = 0 to 70°C)
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fref
Input Frequency
100 - 125
MHz
fMAX
Maximum Output Frequency
520
840
MHz
Note b
tsk(o)
Skew Error (PCLK)
35
ps
Note c
tjit(0)
Phase jitter (IO jitter)
output period / 2
Note c
tjit(cc)
Cycle–to–cycle jitter
(full period)
5%
Note c, e
tjit(1/2per)
Cycle–to–cycle jitter
(half period)
6%
Note c, d
VDIFout
Differential Output pk–pk swing
0.6
V
For all HSTL
output pairs
Vx
Differential output crosspoint
voltage
0.68
0.9
V
For all HSTL
output pairs
tlock
Maximum PLL lock time
10
ms
a) All PCLK outputs are terminated in 25
W to ground, EXTFB_OUT is terminated in 50W to ground (applies to all measurements).
b) With PLL active but in bypass mode, fref Max is limited by input buffer; best performance is expected with PECL input.
c) Measured at differential pair crossover.
d) Reference to half PCLK period.
e) Reference to full PCLK period.
Figure 3. HSTL Differential Input Levels
VCCO
VCMR
VDIF
VTR
VX
VCP
VEE
Figure 4. Output Termination and AC Test Reference
MPC998 Output
Z = 50
RT = 25
VTT = GND
For external feedback output
RT = 50W
相关PDF资料 |
PDF描述 |
|---|---|
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPDU281-2.0 | SILICON DELAY LINE, PDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9992 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:3.3 DIFFRERENTIAL ECL/PECL PLL CLOCK GENERATOR |
| MPC9992AC | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9992ACR2 | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9992FA | 功能描述:锁相环 - PLL 2.5 3.3V 400MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| MPC9992FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R |
发布紧急采购，3分钟左右您将得到回复。