参数资料
型号: MSC8101VT1500F
厂商: Freescale Semiconductor
文件页数: 44/104页
文件大小: 0K
描述: IC DSP 16BIT 250MHZ 332-FCPBGA
标准包装: 90
系列: StarCore
类型: SC140 内核
接口: 通信处理器模块(CPM)
时钟速率: 300MHz
非易失内存: 外部
芯片上RAM: 512kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.60V
工作温度: -40°C ~ 75°C
安装类型: 表面贴装
封装/外壳: 332-BFBGA,FCPBGA
供应商设备封装: 332-FCBGA(17x17)
包装: 托盘
MSC8101 Technical Data, Rev. 19
2-4
Freescale Semiconductor
Physical and Electrical Specifications
2.5 Clock Configuration
The following sections provide a general description of clock configuration.
2.5.1
Valid Clock Modes
Table 2-6 shows the maximum frequency values for each rated core frequency (250, 275, or 300 MHz). The user
must ensure that maximum frequency values are not exceeded.
Six bit values map the MSC8101 clocks to one of the valid configuration mode options. Each option determines the
CLKIN
, SC140, system bus, SCC clock, CPM, and CLKOUT frequencies. The six bit values are derived from three
dedicated input pins (MODCK[1–3]) and three bits from the hard reset configuration word (MODCK_H). To
configure the SPLL pre-division factor, SPLL multiplication factor, and the frequencies for the SC140, SCC
clocks, CPM parallel I/O ports, and system buses, the MODCK[1–3] pins are sampled and combined with the
MODCK_H values when the internal power-on reset (internal PORESET) is deasserted. Clock configuration
changes only when the internal PORESET signal is deasserted. The following factors are configured:
SPLL pre-division factor (SPLL PDF)
SPLL multiplication factor (SPLL MF)
Bus post-division factor (Bus DF)
CPM division factor (CPM DF)
Core division factor (Core DF)
CPLL pre-division factor (CPLL PDF)
CPLL multiplication factor (CPLL MF)
The SCC division factor (SCC DF) is fixed at 4. The BRG division factor (BRG DF) is configured through the
System Clock Control Register (SCCR) and can be 4, 16 (default after reset), 64, or 256.
Note:
Refer to Clock Mode Selection for MSC8101 and MSC8103 Mask Set 2K87M (AN2306) for details on
clock configuration.
2.5.2
Clocks Programming Model
This section describes the clock registers in detail. The registers discussed are as follows:
System Clock Control Register (SCCR)
System Clock Mode Register (SCMR)
Table 2-6.
Maximum Frequencies
Characteristic
Maximum Frequency in MHz
Core Frequency
250
275
300
CPM Frequency (CPMCLK)
166.67
183.33
200
Bus Frequency (BCLK)
83.33
91.67
100
Serial Communication Controller Clock Frequency (SCLK)
83.33
91.67
100
Baud Rate Generator Clock Frequency (BRGCLK)
83.33
91.67
100
External Clock Output Frequency (CLKOUT)
83.33
91.67
100
相关PDF资料
PDF描述
MSC8103M1200F DSP 16BIT 300MHZ CPM 332-FCPBGA
MSC8103VT1200F IC DSP 16BIT 300MHZ 332-FCPBGA
MSC8112TVT2400V DSP DUAL CORE 431-FCPBGA
MSC8113TVT4800V DSP TRI-CORE 431-FCPBGA
MSC8122MP8000 DSP 16BIT 500MHZ MULTI 431FCPBGA
相关代理商/技术参数
参数描述
MSC8102 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC81020 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8102M4000 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102M4400 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102RM 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor