收藏本站
参数资料
型号： MSC8101VT1500F
厂商： Freescale Semiconductor
文件页数： 59/104页
文件大小： 0K
描述： IC DSP 16BIT 250MHZ 332-FCPBGA
标准包装： 90
系列： StarCore
类型： SC140 内核
接口： 通信处理器模块（CPM）
时钟速率： 300MHz
非易失内存： 外部
芯片上RAM： 512kB
电压 - 输入/输出： 3.30V
电压 - 核心： 1.60V
工作温度： -40°C ~ 75°C
安装类型： 表面贴装
封装/外壳： 332-BFBGA，FCPBGA
供应商设备封装： 332-FCBGA（17x17）
包装： 托盘
MSC8101 Technical Data, Rev. 19
2-18
Freescale Semiconductor
Physical and Electrical Specifications
2.6.6
HDI16 Signals
Table 2-19.
Host Interface (HDI16) Timing1, 2
Number
Characteristics3
Expression
Value
Unit
44a
Read data strobe minimum assertion width4
HACK read minimum assertion width
(1.5
× TC) + 5.0
Note 11
ns
44b
Read data strobe minimum deassertion width4
HACK read minimum deassertion width
TC + 5.0
Note 11
ns
44c
Read data strobe minimum deassertion width4 after “Last Data Register”
reads5,6, or between two consecutive CVR, ICR, or ISR reads7
HACK minimum deassertion width after “Last Data Register” reads5,6
(2.5
× TC) + 5.0
Note 11
ns
45
Write data strobe minimum assertion width8
HACK write minimum assertion width
(1.5
× TC) + 5.0
Note 11
ns
46
Write data strobe minimum deassertion width8
HACK write minimum deassertion width after ICR, CVR and Data Register
writes5
(2.5
× TC) + 5.0
Note 11
ns
47
Host data input minimum set-up time before write data strobe deassertion8
Host data input minimum set-up time before HACK write deassertion
—
5.0
ns
48
Host data input minimum hold time after write data strobe deassertion8
Host data input minimum hold time after HACK write deassertion
—
5.0
ns
49
Read data strobe minimum assertion to output data active from high
impedance4
HACK read minimum assertion to output data active from high impedance
—
5.0
ns
50
Read data strobe maximum assertion to output data valid4
HACK read maximum assertion to output data valid
(2.0
× TC) + 5.0
Note 11
ns
51
Read data strobe maximum deassertion to output data high impedance4
HACK read maximum deassertion to output data high impedance
—
5.0
ns
52
Output data minimum hold time after read data strobe deassertion4
Output data minimum hold time after HACK read deassertion
—
5.0
ns
53
HCS[1–2] minimum assertion to read data strobe assertion4
—5.0
ns
54
HCS[1–2] minimum assertion to write data strobe assertion8
—5.0
ns
55
HCS[1–2] maximum assertion to output data valid
TC + 5.0
Note 11
ns
56
HCS[1–2] minimum hold time after data strobe deassertion9
—0.0
ns
57
HA[0–3], HRW minimum set-up time before data strobe assertion9
Read
Write
—
0
5.0
ns
58
HA[0–3], HRW minimum hold time after data strobe deassertion9
—5.0
ns
61
Maximum delay from read data strobe deassertion to host request deassertion
for “Last Data Register” read4, 5, 10
(3.5
× TC) + 5.0
Note 11
ns
62
Maximum delay from write data strobe deassertion to host request deassertion
for “Last Data Register” write5,8,10
(3.0
× TC) + 5
Note 11
ns
63
Minimum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1)
deassertion to HREQ assertion.
(5.0
× TC) + 5.0
Note 11
ns
64
Maximum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1)
assertion to HREQ deassertion
(3.5
× TC) + 5.0
Note 11
ns
相关PDF资料
PDF描述
MSC8103M1200F DSP 16BIT 300MHZ CPM 332-FCPBGA
MSC8103VT1200F IC DSP 16BIT 300MHZ 332-FCPBGA
MSC8112TVT2400V DSP DUAL CORE 431-FCPBGA
MSC8113TVT4800V DSP TRI-CORE 431-FCPBGA
MSC8122MP8000 DSP 16BIT 500MHZ MULTI 431FCPBGA
相关代理商/技术参数
参数描述
MSC8102 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC81020 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8102M4000 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102M4400 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102RM 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*