- 您现在的位置：买卖IC网 > PDF目录385639 > MT46V32M4TG-75L (Micron Technology, Inc.) DOUBLE DATA RATE DDR SDRAM PDF资料下载
参数资料
| 型号： | MT46V32M4TG-75L |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | DOUBLE DATA RATE DDR SDRAM |
| 中文描述： | 双倍数据速率的DDR SDRAM内存 |
| 文件页数： | 37/68页 |
| 文件大小： | 2547K |
| 代理商： | MT46V32M4TG-75L |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
37
128Mb: x4, x8, x16 DDR SDRAM
128Mx4x8x16DDR_C.p65
–
Rev. C; Pub. 4/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
128Mb: x4, x8, x16
DDR SDRAM
PRELIMINARY
Figure 25
PRECHARGE Command
PRECHARGE
The PRECHARGE command (Figure 25) is used to
deactivate the open row in a particular bank or the
open row in all banks. The bank(s) will be available for
a subsequent row access some specified time (
t
RP) after
the PRECHARGE command is issued. Input A10 deter-
CS#
WE#
CAS#
RAS#
CKE
A10
BA0,1
HIGH
ALL BANKS
ONE BANK
BA
A0-A9, A11
CK
CK#
BA = Bank Address (if A10 is LOW;
otherwise
“
Don
’
t Care
”
)
t
IS
t
IS
No READ/WRITE
access in progress
Exit power-down mode
Enter power-down mode
CKE
CK
CK#
COMMAND
NOP
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
NOP
VALID
T0
T1
T2
Ta0
Ta1
Ta2
VALID
DON
’
T CARE
mines whether one or all banks are to be precharged,
and in the case where only one bank is to be precharged,
inputs BA0, BA1 select the bank. When all banks are to
be precharged, inputs BA0, BA1 are treated as
“
Don
’
t
Care.
”
Once a bank has been precharged, it is in the idle
state and must be activated prior to any READ or
WRITE commands being issued to that bank.
POWER-DOWN (CKE Not Active)
Unlike SDR SDRAMs, DDR SDRAMs require CKE to
be active at all times an access is in progress: from the
issuing of a READ or WRITE command until comple-
tion of the burst. Thus a clock suspend is not sup-
ported. For READs, a burst completion is defined when
the Read Postamble is satisfied; For WRITEs, a burst
completion is defined when the Write Postamble is
satisfied.
Power-down (Figure 26) is entered when CKE is
registered LOW. If power-down occurs when all banks
are idle, this mode is referred to as precharge power-
down; if power-down occurs when there is a row active
in any bank, this mode is referred to as active power-
down. Entering power-down deactivates the input
and output buffers, excluding CK, CK#, and CKE.
For maximum power savings, the DLL is frozen during
a precharge power-down. Exiting power-down re-
quires the device to be at the same voltage and fre-
quency as when it entered power-down. However,
power-down duration is limited by the refresh require-
ments of the device (
t
REFC).
While in power-down, CKE LOW and a stable clock
signal must be maintained at the inputs of the DDR
SDRAM, while all other input signals are
“
Don
’
t Care.
”
The power-down state is synchronously exited when
CKE is registered HIGH (in conjunction with a NOP or
DESELECT command). A valid executable command
may be applied one clock cycle later.
Figure 26
Power-Down
相关PDF资料 |
PDF描述 |
|---|---|
| MT46V32M4TG-75Z | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75ZL | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-8 | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-8L | DOUBLE DATA RATE DDR SDRAM |
| MT46V4M32 | DOUBLE DATA RATE DDR SDRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT46V32M4TG-75Z | 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75ZL | 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-8 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-8L | 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V32M8 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
发布紧急采购，3分钟左右您将得到回复。