参数资料
型号: MT46V32M4TG-75Z
厂商: Micron Technology, Inc.
英文描述: DOUBLE DATA RATE DDR SDRAM
中文描述: 双倍数据速率的DDR SDRAM内存
文件页数: 59/68页
文件大小: 2547K
代理商: MT46V32M4TG-75Z
59
128Mb: x4, x8, x16 DDR SDRAM
128Mx4x8x16DDR_C.p65
Rev. C; Pub. 4/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
128Mb: x4, x8, x16
DDR SDRAM
PRELIMINARY
-75Z
-75
-8
SYMBOL
t
CH
t
CL
t
CK (2.5)
t
CK (2)
t
IH
MIN
0.45
0.45
7.5
7.5
1
MAX
0.55
0.55
13
13
MIN
0.45
0.45
7.5
10
1
MAX
0.55
0.55
13
13
MIN
0.45
0.45
8
10
1.1
MAX
0.55
0.55
13
13
UNITS
t
CK
t
CK
ns
ns
ns
INITIALIZE AND LOAD MODE REGISTERS
-75Z
-75
-8
SYMBOL
t
IS
t
MRD
t
RFC
t
RP
t
VTD
MIN
1
15
75
20
0
MAX
MIN
1
15
75
20
0
MAX
MIN
1.1
16
80
20
0
MAX
UNITS
ns
ns
ns
ns
ns
t
VTD
1
CKE
LVCMOS
LOW LEVEL
DQ
BA0, BA1
200 cycles of CK
3
Load Extended
Mode Register
Load Mode
Register
2
tMRD
tMRD
tRP
tRFC
tRFC
5
t
IS
Power-up: V
DD
and CK stable
T = 200μs
High-Z
t
IH
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
DM
DQS
High-Z
A0-A9,
A11
RA
A10
RA
ALL BANKS
CK
CK#
t
CH
t
CL
t
CK
V
TT
1
V
REF
V
DD
V
DD
Q
COMMAND
66
6
LMR
NOP
PRE
LMR
AR
(
)
(
)
(
)
(
)
AR
ACT
5
tIS
tIH
BA1 = L
tIS
tIH
t
IS
t
IH
BA1 = L
tIS
tIH
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
CODE
CODE
tIS
tIH
CODE
CODE
PRE
ALL BANKS
tIS
tIH
NOTE:
1. V
TT
is not applied directly to the device; however, tVTD should be greater than or equal to zero to avoid device latch-up.
V
DD
Q
,
V
TT,
and V
REF,
must be equal to or less than V
DD
+ 0.3V. Alternatively, V
TT
may be 1.35V maximum during power up, even if
V
DD
/V
DD
Q are 0 volts, provided a minimum of 42 ohms of series resistance is used between the V
TT
supply and the input pin.
2. Reset the DLL with A8 = H.
3. tMRD is required before any command can be applied, and 200 cycles of CK are required before a READ command can be issued.
4. The two AUTO REFRESH commands at Tc0 and Td0 may be applied prior to the LOAD MODE REGISTER (LMR) command at Ta0.
5. Although not required by the Micron device, JEDEC specifies issuing another LMR command (A8 = L) prior to activating any bank.
6. PRE = PRECHARGE command, LMR = LOAD MODE REGISTER command, AR = AUTO REFRESH command, ACT = ACTIVE command, RA = Row
Address, BA = Bank Address
T0
T1
T2
Ta0
Tb0
Tc0
Td0
Te0
(
)
(
)
DON
T CARE
BA
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
()()
(
)
(
)
(
)
(
)
()()
()()
()()
()()
()()
()()
()()
()()
()()
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
()()
()()
tRP
TIMING PARAMETERS
相关PDF资料
PDF描述
MT46V32M4TG-75ZL DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-8 DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-8L DOUBLE DATA RATE DDR SDRAM
MT46V4M32 DOUBLE DATA RATE DDR SDRAM
MT46V4M32LG I.MX31 LITE KIT
相关代理商/技术参数
参数描述
MT46V32M4TG-75ZL 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-8 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-8L 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M8 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M82ZZ5-75 ES 制造商:Micron Technology Inc 功能描述:32MX8 SDRAM DDR PLASTIC PBF FBGA 2.5V - Trays