- 您现在的位置：买卖IC网 > PDF目录45322 > MT80C51T-36D (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | MT80C51T-36D |
| 厂商： | TEMIC SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 |
| 文件页数： | 170/189页 |
| 文件大小： | 4133K |
| 代理商： | MT80C51T-36D |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页当前第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页
99
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
The collision detection is enabled in transmit mode, when the output driver has been disabled. The data line should
now be kept high by the internal pull-up and it is monitored to see, if it is driven low by the external programmer. If
the output is read low, a collision has been detected.
There are some potential pit-falls related to the way collision detection is performed. For example, collisions cannot
be detected when the TPI physical layer transmits a bit-stream of successive logical zeros, or bit-stream of alter-
nating logical ones and zeros. This is because the output driver is active all the time, preventing polling of the
TPIDATA line. However, within a single frame the two stop bits should always be transmitted as logical ones,
enabling collision detection at least once per frame (as long as the frame format is not violated regarding the stop
bits).
The TPI physical layer will cease transmission when it detects a collision on the TPIDATA line. The collision is sig-
nalized to the TPI access layer, which immediately changes the physical layer to receive mode and goes to the
error state. The TPI access layer can be recovered from the error state only by sending a BREAK character.
14.3.10
Direction Change
In order to ensure correct timing of the half-duplex operation, a simple guard time mechanism has been added to
the physical layer. When the TPI physical layer changes from receive to transmit mode, a configurable number of
additional IDLE bits are inserted before the start bit is transmitted. The minimum transition time between receive
and transmit mode is two IDLE bits. The total IDLE time is the specified guard time plus two IDLE bits.
The guard time is configured by dedicated bits in the TPIPCR register. The default guard time value after the phys-
ical layer is initialized is 128 bits.
The external programmer looses control of the TPIDATA line when the TPI target changes from receive mode to
transmit. The guard time feature relaxes this critical phase of the communication. When the external programmer
changes from receive mode to transmit, a minimum of one IDLE bit should be inserted before the start bit is
transmitted.
14.4
Access Layer of Tiny Programming Interface
The TPI access layer is responsible for handling the communication with the external programmer. The communi-
cation is based on message format, where each message comprises an instruction followed by one or more byte-
sized operands. The instruction is always sent by the external programmer but operands are sent either by the
external programmer or by the TPI access layer, depending on the type of instruction issued.
The TPI access layer controls the character transfer direction on the TPI physical layer. It also handles the recov-
ery from the error state after exception.
The Control and Status Space (CSS) of the Tiny Programming Interface is allocated for control and status registers
in the TPI access Layer. The CSS consist of registers directly involved in the operation of the TPI itself. These reg-
ister are accessible using the SLDCS and SSTCS instructions.
The access layer can also access the data space, either directly or indirectly using the Pointer Register (PR) as the
address pointer. The data space is accessible using the SLD, SST, SIN and SOUT instructions. The address
pointer can be stored in the Pointer Register using the SLDPR instruction.
14.4.1
Message format
Each message comprises an instruction followed by one or more byte operands. The instruction is always sent by
the external programmer. Depending on the instruction all the following operands are sent either by the external
programmer or by the TPI.
The messages can be categorized in two types based on the instruction, as follows:
Write messages. A write message is a request to write data. The write message is sent entirely by the external
programmer. This message type is used with the SSTCS, SST, STPR, SOUT and SKEY instructions.
相关PDF资料 |
PDF描述 |
|---|---|
| MS80C31-12R | 8-BIT, 12 MHz, MICROCONTROLLER, PQCC44 |
| MT80C51C-12D | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| MS80C31-20R | 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44 |
| MV80C51T-16D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MP80C31-30D | 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT80GB | 制造商:Datak Corporation 功能描述: |
| MT80JSF1G72NDY-1G1F1A2 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.5V REGISTERED - Trays |
| MT80KSF1G72NDY-1G4F1A3 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.35V FULLY BUFFERED - Trays |
| MT810 | 制造商:MARKTECH 制造商全称:Marktech Corporate 功能描述:STANDARD T-1 3/4 LED LAMPS |
| MT-8100 | 制造商:Eclipse Tools 功能描述: |
发布紧急采购，3分钟左右您将得到回复。