参数资料
| 型号： | NCP1381DR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 10/25页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR FLYBK ISO CM 14SOIC |
| 标准包装： | 1 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 125kHz |
| 电源电压： | 11 V ~ 20 V |
| 降压： | 无 |
| 升压： | 无 |
| 回扫： | 是 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 是 |
| 工作温度： | 0°C ~ 125°C |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 包装： | 剪切带 (CT) |
| 其它名称： | NCP1381DR2GOSCT |
NCP1381, NCP1382
t OFF
As one can see from Figure 7, a parasitic ringing takes
place at the switch opening: this is the leakage inductance
contribution. Unfortunately, this leakage can be detected as
a core reset event if no precaution is taken. This explains the
presence of the 3 m s blanking timer that prevents any restart
before the completion of this circuit. After leakage, the
voltage applied over the primary winding is an image of the
output voltage: this is the flyback level, or plateau level,
equal to N(V out + V f ), with N the turn ratio between the
primary and the secondary, V out the output voltage and V f ,
the secondary diode forward drop. We are on the right
portion of Figure 8, OFF portion, the secondary current
ramping down. If we now observe the voltage on the
auxiliary winding, we will see something like what
Figure 10 shows where the plateau lasts until the core is
reset. At this reset event, a natural ringing takes place whose
amplitude depends on the ratio N and V out . A comparator
observes this activity and detects when the voltage drops
below ground, actually below 45 mV typically. In Figure 9,
one can see the ESD protection arrangement which
introduces a small capacitive component to Pin 3 input. This
capacitive component associated with the demagnetization
resistor can thus realize the necessary above TW delay.
The comparator output now propagates to the clock input
of a D flip--flop. Hence, the demagnetization is edge
triggered. At the beginning of the cycle (the rising edge of
the ON time), the 8 m s timer was started. The output of this
timer goes to the D--input of the D flip--flop. Thus, if the
demagnetization comparator attempts to trip the D flip--flop
when the 8 m s timer has not been completed, the restart is
ignored until a new demagnetization signal comes in. This
offers the benefit to clamp the maximum switching
frequency to 8 m s or 125 kHz. Please note that the 8 m s timer
clamps t ON + t OFF .
If everything is met, then the flip--flop output goes high
and a new switching cycle occurs. Several events can alter
this behavior, as described below:
1. The converter is in light load conditions and the
theoretical frequency is above 125 kHz. There, the
D--input is not validated and the reset event is
ignored. The flip--flop waits for another wave to
appear. If outside of the 8 m s window, i.e. F switching
below 125 kHz, the event is acknowledged and a
new cycle occurs. Note that wave skipping will
always occur in the drain--source valley.
2. We are skipping cycle at moderate power and the
skip comparators dictates its law. In that case, if
the flip--flop is permanently reset, it naturally
ignores all demagnetization restart attempts,
provided that the drain oscillations are still there.
When the flip--flop reset is released, the controller
acknowledges the incoming demagnetization order
and drives the output high. Again, skip cycles
events always take place in the valley.
3. The controller skips cycles at low power and the
order appears in a fully damped drain--source
portion. In that case, the 8 m s timeout generator
will give the signal in place of the demagnetization
comparator. This timeout generator is reset
everytime waves appear but starts to count down
when there is no sufficient amplitude on the drain.
At the end of the 8 m s, if no wave has appeared, it
goes high, indicating that the controller is ready to
restart anytime a skip order takes place. See skip
section for more details.
http://onsemi.com
10
相关PDF资料 |
PDF描述 |
|---|---|
| NCP1392BDR2G | IC HALF BRIDGE DVR HV OSC 8SOIC |
| NCP1392DDR2G | IC HALF BRIDGE DVR HV OSC 8SOIC |
| NCP1393BDR2G | IC HALF BRIDGE DVR HV OSC 8SOIC |
| NCP1395BPG | IC REG CTRLR PWM VM 16-DIP |
| NCP1396BDR2G | IC REG CTRLR ISO PWM VM 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP1382DR2G | 功能描述:电流型 PWM 控制器 L-STNDBY PWM CNTRLR RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| NCP1392B | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:High-Voltage Half-Bridge Driver with Inbuilt Oscillator |
| NCP1392B_09 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:High-Voltage Half-Bridge Driver with Inbuiltc Oscillator |
| NCP1392BDR2G | 功能描述:功率驱动器IC HV HALF-BRIDGE DRVER RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
| NCP1392DDR2G | 功能描述:功率驱动器IC HV HALF-BRIDGE DRIVER RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。