参数资料
| 型号： | NCP1571DG |
| 厂商： | ON Semiconductor |
| 文件页数： | 11/16页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM 8-SOIC |
| 产品变化通告： | Product Obsolescence 05/Oct/2010 |
| 标准包装： | 98 |
| PWM 型： | 电流/电压模式，V²? |
| 输出数： | 1 |
| 频率 - 最大： | 250kHz |
| 电源电压： | 11.4 V ~ 12.6 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 125°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 包装： | 管件 |
NCP1571
D VOUT + D IOUT ESL ) ESR ) tTR
LIN +
can not change with the required slew rate. The output
capacitors must therefore have a very low ESL and ESR.
The voltage change during the load current transient is:
D t COUT
where:
D I OUT / D t = load current slew rate;
D I OUT = load transient;
D t = load transient duration time;
ESL = Maximum allowable ESL including capacitors,
circuit traces, and vias;
ESR = Maximum allowable ESR including capacitors
and circuit traces;
t TR = output voltage transient response time.
The designer has to independently assign values for the
change in output voltage due to ESR, ESL, and output
capacitor discharging or charging. Empirical data indicates
that most of the output voltage change (droop or spike
depending on the load current transition) results from the
total output capacitor ESR.
The maximum allowable ESR can then be determined
according to the formula:
the inrush current into the input capacitors upon power up.
The inductor ’s limiting effect on the input current slew rate
becomes increasingly beneficial during load transients. The
worst case is when the load changes from no load to full load
(load step), a condition under which the highest voltage
change across the input capacitors is also seen by the input
inductor. The inductor successfully blocks the ripple current
while placing the transient current requirements on the input
bypass capacitor bank, which has to initially support the
sudden load change.
The minimum inductance value for the input inductor is
therefore:
D V
(dI dt)MAX
where:
L IN = input inductor value;
D V = voltage seen by the input inductor during a full load
swing;
(dI/dt) MAX = maximum allowable input current slew rate.
The designer must select the LC filter pole frequency so
that at least 40 dB attenuation is obtained at the regulator
switching frequency. The LC filter is a double?pole network
ESRMAX +
D VESR
D IOUT
with a slope of ?2.0, a roll?off rate of ?40 dB/dec, and a
corner frequency:
where:
D V ESR = change in output voltage due to ESR (assigned
fC +
2 p
1
LC
by the designer)
Once the maximum allowable ESR is determined, the
number of output capacitors can be found by using the
formula:
where:
L = input inductor;
C = input capacitor(s).
Selection of the Output Inductor
Number of capacitors +
ESRCAP
ESRMAX
There are many factors to consider when choosing the
output inductor. Maximum load current, core and winding
where:
ESR CAP = maximum ESR per capacitor (specified in
manufacturer ’s data sheet).
ESR MAX = maximum allowable ESR.
The actual output voltage deviation due to ESR can then
be verified and compared to the value assigned by the
designer:
D VESR + D IOUT ESRMAX
Similarly, the maximum allowable ESL is calculated from
the following formula:
losses, ripple current, short circuit current, saturation
characteristics, component height and cost are all variables
that the designer should consider. However, the most
important consideration may be the effect inductor value has
on transient response.
The amount of overshoot or undershoot exhibited during
a current transient is defined as the product of the current
step and the output filter capacitor ESR. Choosing the
inductor value appropriately can minimize the amount of
energy that must be transferred from the inductor to the
capacitor or vice?versa. In the subsequent paragraphs, we
ESLMAX +
D VESL
D I
D t
will determine the minimum value of inductance required
for our system and consider the trade?off of ripple current
vs. transient response.
Selection of the Input Inductor
A common requirement is that the buck controller must
not disturb the input voltage. One method of achieving this
is by using an input inductor and a bypass capacitor. The
input inductor isolates the supply from the noise generated
in the switching portion of the buck regulator and also limits
In order to choose the minimum value of inductance, input
voltage, output voltage and output current must be known.
Most computer applications use reasonably well regulated
bulk power supplies so that, while the equations below
specify V IN(MAX) or V IN(MIN) , it is possible to use the
nominal value of V IN in these calculations with little error.
http://onsemi.com
11
相关PDF资料 |
PDF描述 |
|---|---|
| NCP1573DR2 | IC REG CTRLR BUCK PWM 8-SOIC |
| NCP1575DR2G | IC REG CTRLR BUCK PWM 8-SOIC |
| NCP1579DR2G | IC REG CTRLR BUCK PWM VM 8-SOIC |
| NCP1580DR2G | IC REG CTRLR BUCK PWM VM 8-SOIC |
| NCP1581DR2G | IC REG CTRLR BUCK PWM VM 14-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP1571DR2 | 功能描述:DC/DC 开关控制器 Low Voltage RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP1571DR2G | 功能描述:DC/DC 开关控制器 Low Voltage Synchronous Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP1573D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| NCP1573DR2 | 功能描述:IC REG CTRLR BUCK PWM 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR) |
| NCP1575D | 功能描述:DC/DC 开关控制器 Low Voltage RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
发布紧急采购，3分钟左右您将得到回复。