参数资料
型号: NCV8855BMNR2GEVB
厂商: ON Semiconductor
文件页数: 20/24页
文件大小: 0K
描述: BOARD EVALUATION NCV8855 ASIC
设计资源: NCV8855BMNR2GEVB Schematic
NCV8855 BOM
标准包装: 1
主要目的: DC/DC,LDO 步降
输出及类型: 4,非隔离
电流 - 输出: 2.5A
输入电压: 9 V ~ 18 V
稳压器拓扑结构: 降压
频率 - 开关: 170kHz
板类型: 完全填充
已供物品:
已用 IC / 零件: NCV8855
其它名称: NCV8855BMNR2GEVBOS
NCV8855
3.00
2.80
Input current
8 V delayed by
No input current
Overlap
2.60
2.40
2.20
2.00
1.80
1.60
1.40
1.20
1.00
0.00%
9.00
10.00
11.00
12.00
13.00
14.00
15.00
16.00
17.00
18.00
20.00% 40.00% 60.00% 80.00% 100.00%
Clock Duty cycle
Figure 23. Irms vs Phase
144deg or 2/5T
5V
Here it is shown that the “sweet spot” phase angle (where
the input RMS current is the lowest) happens at the same
40%
Duty cycle clock
T
Figure 25.
2T
location (in terms of phase relationship) regardless of input
voltage. Thus, once the output voltages are known, a sweet
spot can be determined. After determining the sweet spot,
the input capacitors can be chosen accordingly to handle the
RMS current.
The purpose of interleaving the two SMPS is to eliminate
any overlapping of there input currents. This will reduce the
overall input RMS current. Since the outputs are running at
different voltages, they will have different duty cycles, and
thus running with 180 ° phase difference does not necessarily
guarantee an optimal input RMS current reduction. The
figures below describe, graphically, this point.
Input current
To achieve this optimization, the SYNC function on the
NCV8855 will have to be used with a 40% duty cycle clock.
However, when looking at the worst ? case input RMS
(which occurs at high battery) a 40% duty cycle clock will
yield the same input RMS current as a 50% duty cycle clock.
Thus, the only true benefit of this optimization occurs when
a narrow input voltage range is assured. Therefore, a 50%
duty cycle clock is always recommended.
SMPS Compensation
The NCV8855 utilizes voltage mode control. The control
loop regulates V OUT by sampling V OUT and controlling the
duty cycle. Inherent with all voltage ? mode control loops is
a compensation network.
V IN
Overlap
L OUT
V RAMP
DCR
V OUT
8V delayed by
180deg or 1/2T
5V
PWM
COMPARATOR
C1
R1
ESR
C OUT
R2
C2
C3
R3
COMP
EA
FB
V REF
Figure 26.
50%
Duty cycle clock
T
Figure 24.
2T
The compensation network consists in the internal error
Since the 8 V rail has a wider pulse, with a 50% internal
clock duty cycle, there will be some amount of input current
overlapping which will produce a less than ideal RMS
current. The following figure shows an optimized duty cycle
amplifier and the impedance networks Z IN (R1, R3 and C3)
and Z FB (R2, C1 and C2). The compensation network has to
provide a closed loop transfer function with the highest 0 dB
crossing frequency to have fast response and the highest gain
in dc conditions to minimize the load regulation. A stable
where there is no overlapping.
http://onsemi.com
20
相关PDF资料
PDF描述
NCV8871BSTGEVB BOARD EVAL NCV8871BST BOOST CTLR
NHC-14150 VALULINE 8" X 8.5" X 1.75"
NHC-14151 VALULINE 8" X 17" X 1.75"
NHC-14152 VALULINE 13" X 17" X 1.75"
NHC-14153 VALULINE 8" X 8.5" X 3.5"
相关代理商/技术参数
参数描述
NCV8870 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Automotive Grade Non-Synchronous Boost Controller
NCV887000 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Automotive Grade Non-Synchronous Boost Controller
NCV887000D1R2G 功能描述:低压差稳压器 - LDO Auto Grade Non-Sync Boost Controller RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压(最大值):307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20
NCV887001 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Automotive Grade Non-Synchronous Boost Controller
NCV887001D1R2G 功能描述:低压差稳压器 - LDO Auto Grade Non-Sync Boost Controller RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压(最大值):307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20