参数资料
型号: OR3L165B8PS432-DB
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: FPGA
英文描述: FPGA, 1024 CLBS, 120000 GATES, 333 MHz, PBGA432
封装: EBGA-432
文件页数: 31/77页
文件大小: 873K
代理商: OR3L165B8PS432-DB
37
PD78052, 78053, 78054, 78055, 78056, 78058
Data Sheet U12327EJ5V0DS00
Main System Clock Oscillator Characteristics (TA = –40 to +85
°C, VDD = 2.0 to 6.0 V)
Resonator
Recommended Circuit
Parameter
Conditions
MIN.
TYP.
MAX.
Unit
Ceramic
Oscillation
VDD = Oscillation voltage range
1.0
5.0
MHz
resonator
frequency (fX)Note 1
Oscillation
After VDD reaches oscillation
4
ms
stabilization timeNote 2
voltage range MIN.
Crystal
Oscillation
1.0
5.0
MHz
resonator
frequency (fX)Note 1
Oscillation
VDD = 4.5 to 6.0 V
10
ms
stabilization timeNote 2
30
External
X1 input
1.0
5.0
MHz
clock
frequency (fX)Note 1
X1 input
85
500
ns
high-/low-level width
(tXH , tXL)
Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
2. Time required to stabilize oscillation after reset or STOP mode release.
Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken
lines in the above figures to avoid an adverse effect from wiring capacitance.
Keep the wiring length as short as possible.
Do not cross wiring with the other signal lines.
Do not route the wiring near a signal line through which a high fluctuating current flows.
Always make the ground point of the oscillator capacitor the same potential as VSS.
Do not ground the capacitor to a ground pattern through which a high current flows.
Do not fetch signals from the oscillator.
2. When the main system clock is stopped and the device is operating on the subsystem clock, wait
until the oscillation stabilization time has been secured by the program before switching back
to the main system clock.
X1
X2
C2
C1
IC
X1
X2
PD74HCU04
X1
X2
C2
C1
IC
R1
相关PDF资料
PDF描述
OR3L165B8PS680-DB FPGA, 1024 CLBS, 120000 GATES, 333 MHz, PBGA680
OR3L165B7PS208-DB FPGA, 1024 CLBS, 120000 GATES, 266.4 MHz, PQFP208
OR3L165B7PS240I-DB FPGA, 1024 CLBS, 120000 GATES, 266.4 MHz, PQFP240
OR3L165B8PS208-DB FPGA, 1024 CLBS, 120000 GATES, 333 MHz, PQFP208
OR3L225B7PS432-DB FPGA, 1444 CLBS, 166000 GATES, 266.4 MHz, PBGA432
相关代理商/技术参数
参数描述
OR3L225B7BC432-DB 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR3L225B7BC432I-DB 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR3L225B7BM680-DB 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR3L225B7BM680I-DB 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR3L225B8BC432-DB 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256