收藏本站
参数资料
型号： ORSO82G5-3FN680C
厂商： Lattice Semiconductor Corporation
文件页数： 10/153页
文件大小： 0K
描述： IC TRANCEIVERS FPSC 680FPBGA
产品变化通告： Product Discontinuation 01/Aug/2011
标准包装： 24
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
107
30A0D
[0]
RSVD
00
Reserved
—
[1]
SYNC4_B_OVFL
SYNC8_OOS = 1 indicates that the alignment
FIFO(s) in the links in block B are near overow
(i.e., at the time of writing into address 0, the
read address was less than RX_FIFO_MIN)
SONET
[2]
SYNC2_B2_OVFL
SYNC2_B2_OVFL = 1 indicates that the align-
ment FIFO(s) in the links BC and BD are near
overow (i.e., at the time of writing into address
0, the read address was less than
RX_FIFO_MIN)
SONET
[3]
SYNC2_B1_OVFL
SYNC2_B1_OVFL = 1 indicates that the align-
ment FIFO(s) in the links BA and BB are near
overow (i.e., at the time of writing into address
0, the read address was less than
RX_FIFO_MIN)
SONET
[4]
SYNC4_A_OVFL
SYNC4_A_OVFL = 1 indicates that the align-
ment FIFO(s) in the links in block A are near
overow (i.e., at the time of writing into address
0, the read address was less than
RX_FIFO_MIN)
SONET
[5]
SYNC2_A2_OVFL
SYNC2_A2_OVFL = 1 indicates that the align-
ment FIFO(s) in the links AC and AD are near
overow (i.e., at the time of writing into address
0, the read address was less than
RX_FIFO_MIN)
SONET
[6]
SYNC2_A1_OVFL
SYNC2_A1_OVFL = 1 indicates that the align-
ment FIFO(s) in the links AA and AB are near
overow (i.e., at the time of writing into address
0, the read address was less than
RX_FIFO_MIN)
SONET
[7]
SYNC8_OVFL
SYNC8_OVFL = 1 Indicates that the alignment
FIFO(s) in eight-links are near overow (At the
time of writing into address 0, the read address
was less than RX_FIFO_MIN)
SONET
30A0E
[0:2]
RSVD
00
Reserved
—
[3]
BDL_ALIGN_ERR_B2
Alignment Error, BDL_ALIGN_ERR = 1 indi-
cates that an alignment error has occurred in
the link group pairs BC and BD
Cell
[4]
BDL_ALIGN_ERR_B1
Alignment Error, BDL_ALIGN_ERR = 1 indi-
cates that an alignment error has occurred in
the link group pairs BA and BB
Cell
[5]
BDL_ALIGN_ERR_A2
Alignment Error, BDL_ALIGN_ERR = 1 indi-
cates that an alignment error has occurred in
the link group pairs AC and AD
Cell
[6]
BDL_ALIGN_ERR_A1
Alignment Error, BDL_ALIGN_ERR = 1 indi-
cates that an alignment error has occurred in
the link group pairs AA and AB
Cell
[7]
BDL_ALIGN_ERR_ALL8
BDL_ALIGN_ERR_ALL8 = 1 -indicates that an
alignment error has occurred in cell group of all
eight-links
Cell
Table 36. Common Control Register Descriptions – ORSO82G5 (Continued)
(0x)
Absolute
Address
Bit
Name
Reset
Value
(0x)
Description
Mode
相关PDF资料
PDF描述
PIC32MX675F256L-80I/PT IC MCU 32BIT 256KB FLASH 100TQFP
D38999/26FE26SC CONN PLUG 26POS STRAIGHT W/SCKT
MSP430F4783IPZ IC MCU 16BIT 48KB FLASH 100LQFP
MS27656T17F99S CONN RCPT 23POS WALL MNT W/SCKT
VI-J4B-IW-F3 CONVERTER MOD DC/DC 95V 100W
相关代理商/技术参数
参数描述
ORSO82G5-3FN680C1 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-G2-PAC-EV 功能描述:可编程逻辑 IC 开发工具 ORCA ORSO82G5-FPSC Eval Brd RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
ORSPI4 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-1F1156C 功能描述:FPGA - 现场可编程门阵列 16192 LUT RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSPI4-1F1156I 功能描述:FPGA - 现场可编程门阵列 16192 LUT RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*