ORT82G5-1F680I (Lattice) PDF资料下载 Datasheet(77/119 页)

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录11731 > ORT82G5-1F680I (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF资料下载

参数资料

型号：	ORT82G5-1F680I
厂商：	Lattice Semiconductor Corporation
文件页数：	77/119页
文件大小：	0K
描述：	IC FPSC TRANSCEIVER 8CH 680-BGA
产品变化通告：	Product Discontinuation 01/Aug/2011
标准包装：	24
系列：	*

第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页当前第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页

Lattice Semiconductor

ORCA ORT42G5 and ORT82G5 Data Sheet

which follows the Power PC convention where address bit 0 is the MSb and address bit 31 is the LSb. The MPI

maps bits MPI_ADDR[14:31] to bits [17:0] of the system address bus. The User Master Interface (UMI) has an 18-

bit address bus and uses the opposite notation, where address line 17 is the MSb and address line 0 is the LSb.

The UMI maps bits um_addr[17:0] to bits [17:0] of the system address bus. Because of the address mapping done

by the MPI and UMI, the same hexadecimal address value is valid for both interfaces.

The UMI, internal and microprocessor interface data buses have both 32-bit data and 4-bit parity elds and the

data elds are mapped 1:1 to each other, i.e., bit 0 is bit 0 for all three buses. The bit ordering is specic to the tar-

geted functional block. In the memory map, only bits [0:7] are specied and the convention followed for sub-eld

descriptions is to map the bits in the description directly to the bit order given in the bit column. For example, to

select channel C as the source for the transmit and receive clocks, the register at location 30A00 should have bits

0, 2, 4 and 6 set to zero and bits 1, 3, 5 and 7 set to one.

In the example in the previous paragraph, the bits being set are control bits and are independent of the MSb/LSb

convention used. The resulting bit pattern 01010101 maps to the hexadecimal value AA if the left-most bit is con-

sidered the LSb and to 55 if the right-most bit is considered the LSb. In some cases, however, the data represents

the value of a specic parameter, such as a size or threshold level, and the value may be stored at more than one

address location, since each location can hold only 8 bits of data. For a given register, either the MSb or the LSb bit

position is specied explicitly in the memory map. If the parameter value extends over multiple register locations,

the relative bit or byte ordering is also specied. For additional information on the MPI and the system bus, see

Technical Note TN1017, ORCA Series 4 MPI/System Bus.

Table 28. ORT42G5 Memory Map

(0x)

Absolute

Address

Bit

Name

Reset

Value

(0x)

Description

SERDES Alarm Registers (Read Only, Clear on Read), xx = [AC, AD, BC or BD]

30020 - AC

30030 - AD

30120 - BC

30130 - BD

[0]

Reserved

[1]

LKI_xx

Receive PLL Lock Indication, Channel xx. LKI_xx = 1 indicates the

receive PLL is locked.

[2]

Not used

Reserved

[3]

Not used

Reserved

[4:7] Not used

Not used

SERDES Alarm Mask Registers (Read/Write), xx = [AC, AD, BC or BD]

30021 - AC

30031 - AD

30121 - BC

30131 - BD

[0]

Reserved

Reserved, must be set to 1. Set to 1 on device reset.

[1]

MLKI_xx

Mask Receive PLL Lock Indication, Channel xx.

[2]

Reserved