- 您现在的位置：买卖IC网 > PDF目录369948 > PC28F128J3C-120 (INTEL CORP) Intel StrataFlash Memory (J3) PDF资料下载
参数资料
| 型号： | PC28F128J3C-120 |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | Intel StrataFlash Memory (J3) |
| 中文描述： | 8M X 16 FLASH 2.7V PROM, 120 ns, PBGA64 |
| 封装： | LEAD FREE, BGA-64 |
| 文件页数： | 68/72页 |
| 文件大小： | 905K |
| 代理商： | PC28F128J3C-120 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页
256-Mbit J3 (x8/x16)
68
Datasheet
Appendix C Design Considerations
C.1
Three-Line Output Control
The device will often be used in large memory arrays. Intel provides five control inputs (CE0, CE1,
CE2, OE#, and RP#) to accommodate multiple memory connections. This control provides for:
a.
Lowest possible memory power dissipation.
b.
Complete assurance that data bus contention will not occur.
To use these control inputs efficiently, an address decoder should enable the device (see
Table 13
)
while OE# should be connected to all memory devices and the system’s READ# control line. This
assures that only selected memory devices have active outputs while de-selected memory devices
are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent
unintended writes during system power transitions. POWERGOOD should also toggle during
system reset.
C.2
STS and Block Erase, Program, and Lock-Bit Configuration
Polling
STS is an open drain output that should be connected to VCCQ by a pull-up resistor to provide a
hardware method of detecting block erase, program, and lock-bit configuration completion. It is
recommended that a 2.5k resister be used between STS# and VCCQ. In default mode, it transitions
low after block erase, program, or lock-bit configuration commands and returns to High Z when
the WSM has finished executing the internal algorithm. For alternate configurations of the STS
signal, see the Configuration command.
STS can be connected to an interrupt input of the system CPU or controller. It is active at all times.
STS, in default mode, is also High Z when the device is in block erase suspend (with programming
inactive), program suspend, or in reset/power-down mode.
C.3
Input Signal Transitions—Reducing Overshoots and
Undershoots When Using Buffers or Transceivers
As faster, high-drive devices such as transceivers or buffers drive input signals to flash memory
devices, overshoots and undershoots can sometimes cause input signals to exceed flash memory
specifications. (See “DC Voltage Characteristics” on page 20.) Many buffer/transceiver vendors
now carry bus-interface devices with internal output-damping resistors or reduced-drive outputs.
Internal output-damping resistors diminish the nominal output drive currents, while still leaving
sufficient drive capability for most applications. These internal output-damping resistors help
reduce unnecessary overshoots and undershoots. Transceivers or buffers with balanced- or light-
drive outputs also reduce overshoots and undershoots by diminishing output-drive currents. When
considering a buffer/transceiver interface design to flash, devices with internal output-damping
resistors or reduced-drive outputs should be used to minimize overshoots and undershoots. For
additional information, please refer to AP-647,
5 Volt Intel StrataFlash
Memory Design Guide
(Order Number: 292205).
相关PDF资料 |
PDF描述 |
|---|---|
| PC28F128J3C-125 | Intel StrataFlash Memory (J3) |
| PC28F128J3C-150 | Intel StrataFlash Memory (J3) |
| PC28F256J3A-125 | Intel StrataFlash Memory (J3) |
| PC28F256J3A-150 | Intel StrataFlash Memory (J3) |
| PC28F256J3C-120 | Intel StrataFlash Memory (J3) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PC28F128J3C-125 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F128J3C-150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F128J3D-75 | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:Numonyx? Embedded Flash Memory (J3 v. D) |
| PC28F128J3D75A | 功能描述:IC FLASH 128MBIT 75NS 64EZBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步，DDR II 存储容量:18M（1M x 18） 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA（13x15） 包装:托盘 其它名称:71P71804S200BQ |
| PC28F128J3D75B | 功能描述:IC FLASH 128MBIT 75NS 64EZBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步，DDR II 存储容量:18M（1M x 18） 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA（13x15） 包装:托盘 其它名称:71P71804S200BQ |
发布紧急采购，3分钟左右您将得到回复。