- 您现在的位置：买卖IC网 > PDF目录365348 > PC33889 (Motorola, Inc.) System Basis Chip Lite with Low Speed Fault Tolerant CAN Interface PDF资料下载
参数资料
| 型号： | PC33889 |
| 厂商： | Motorola, Inc. |
| 英文描述： | System Basis Chip Lite with Low Speed Fault Tolerant CAN Interface |
| 中文描述： | 建兴系统基础芯片低速容错CAN接口 |
| 文件页数： | 5/30页 |
| 文件大小： | 464K |
| 代理商： | PC33889 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
PC33889
5
PC33889
Low Level Output Voltage (I
0
=1.5mA)
High Level Output Voltage (I
0
=-250uA)
INT Pin
Vol
0
0.9
V
5.5v<V
sup
<27V
Voh
Vdd1-0.9
Vdd1
Low Level Output Voltage (I
0
=1.5mA)
High Level Output Voltage (I
0
=-250uA)
HS1: 150mA High side output pin
Vol
0
0.9
V
Voh
Vdd1-0.9
Vdd1
Rdson at Tj=25°C, and Iout -150mA
Rdson25
2.5
Ohms
Vsup>9V
Rdson at Tj=125°C, and Iout -150mA
Rdson125
5
Ohms
Vsup>9V
Rdson at Tj=125°C, and Iout -120mA
Ron125-2
4
5.5
Ohms
5.5V<Vsup<9V
Output current limitation
Ilim
200
500
mA
Over temperature Shutdown
Ovt
155
190
°C
Leakage current
Ileak
10
uA
Output Clamp Voltage at Iout= -1mA
Vcl
-1.5
-0.3
V
no inductive load drive capa-
bility
Cyclic sense period (refer to SPI)
T1
ms
in sleep and stop modes
Cyclic sense On time (refer to SPI)
T2
100
us
in sleep and stop modes
Timing accuracy (cyclic sense period and
on time)
Tacc
-30
+30
%
in sleep and stop mode
L0 and L1 inputs
L0 Negative Switching Threshold
Vth0n
1.7
2
2
tbd
tbd
3
3
3.1
V
5.5V<Vsup<6V
6V<Vsup<18V
18V<Vsup<27V
L0 Positive Switching Threshold
Vth0p
2.2
2.5
2.5
tbd
tbd
4
4
4.1
V
5.5V<Vsup<6V
6V<Vsup<18V
18V<Vsup<27V
L1 Negative Switching Threshold
Vth1n
2
2.5
2.7
2.5
3
3.2
3
3.6
3.7
V
5.5V<Vsup<6V
6V<Vsup<18V
18V<Vsup<27V
L1 Positive Switching Threshold
Vth1p
2.7
3
3.5
3.3
4
4.2
3.8
4.6
4.7
V
5.5V<Vsup<6V
6V<Vsup<18V
18V<Vsup<27V
Hysteresis
Vhyst
0.6
tbd
1.3
V
5.5V<Vsup<18V
18V<Vsup<27V
Input current
Iin
-10
10
uA
-0.2V < Vin < 40V
Wake up Filter Time (enable/disable
option on L0 input)
8
20
38
us
(If filter enable)
DIGITAL INTERFACE TIMING
SPI operation frequency
Freq
4
MHz
SCLK Clock Period
t
pCLK
t
wSCLKH
t
wSCLKL
250
ns
SCLK Clock High Time
125
ns
SCLK Clock Low Time
125
ns
Falling Edge of CS to Rising
Edge of SCLK
t
lead
100
50
ns
Falling Edge of SCLK to Rising Edge of
CS
t
lag
100
50
ns
MOSI to Falling Edge of SCLK
t
SISU
t
SIH
t
rSO
t
fSO
40
25
ns
Falling Edge of SCLK to MOSI
40
25
ns
MISO Rise Time (CL = 220pF)
25
50
ns
MISO Fall Time (CL = 220pF)
25
50
ns
(V
sup
From 5.5V to 18V and T
j
from -40°C to 125°C) unless otherwise noted. For all pins except can related pins
Description
Symbol
Characteristics
Unit
Conditions
Min
Typ
Max
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相关PDF资料 |
PDF描述 |
|---|---|
| PC33889DW | System Basis Chip Lite with Low Speed Fault Tolerant CAN Interface |
| PC33989DW | System Basis Chip with High Speed CAN Transceiver |
| PC33991R2 | Gauge Driver Integrated Circuit |
| PC33991DH | Gauge Driver Integrated Circuit |
| PC33999EK | 16-Output Switch with SPI and PWM Control |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PC33889DP1EG | 制造商:Freescale Semiconductor 功能描述: |
| PC33889DP1EGR2 | 制造商:Freescale Semiconductor 功能描述: |
| PC33889DPEG | 制造商:Freescale Semiconductor 功能描述: |
| PC33889DW | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:System Basis Chip Lite with Low Speed Fault Tolerant CAN Interface |
| PC33892PNC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Intelligent High-Side Switch |
发布紧急采购，3分钟左右您将得到回复。