
Analog Integrated Circuit Device Data
Freescale Semiconductor
50
PC34708
Functional Block Requirements and Behaviors
Power Control Logic Block Description and Application Information
7.2.5.2
Charger Attach
CHRGRAW pulled high with corresponding interrupt and sense bits CHGDETI and CHGDETS. This is equivalent to plugging in
a charger; BP should be above the LOWBATT threshold. For details on the charger detection and turn on, see
Battery7.2.5.3
Battery Attach
This occurs when BP crosses the LOWBATT threshold which is equivalent to attaching a charged battery to the product.
7.2.5.4
USB Attach
VBUS pulled high with corresponding interrupt and sense bits USBDET and USBDETS. This is equivalent to plugging in a USB
cable connected to a host powering the VBUS line. The battery voltage should be above LOWBATT. For details on the USB
7.2.5.5
RTC Alarm
TOD and DAY become equal to the alarm setting programmed. This allows powering up a product at a preset time. BP should
7.2.5.6
System Restart
System restart which may occur after a system reset as described earlier in this section. This is an optional function, see
Turn7.2.5.7
Global System Reset
The global reset feature powers down the part, disables the charger, resets the SPI registers to their default value including all
the RTCPORB registers (except the DRM bit, and the RTC registers), and then powers back on. To enable a global reset, the
GLBRST pin needs to be pulled low for greater than GLBRSTTMR [1:0] seconds and then pulled back high (defaults to 12 s).
BP should be above LOWBATT.
Table 41. PWRONx Hardware Debounce Bit Settings(32) Bits
State
Turn On
Debounce (ms)
Falling Edge INT
Debounce (ms)
Rising Edge INT
Debounce (ms)
PWRONxDBNC[1:0]
00
0
31.25
01
31.25
10
125
31.25
11
750
31.25
Notes
32.
The sense bit PWRONxS is not debounced and follows the state of the PWRONx pin.
Table 42. Global Reset Time Settings
Bits
State
Time (s)
GLBRSTTMR[1:0]
00
0
01
4
10
8
11 (default)
12