参数资料
| 型号： | PI7C8140AMAE |
| 厂商： | Pericom |
| 文件页数： | 3/82页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE 2PORT 128-QFP |
| 标准包装： | 39 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-QFP（14x20） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
PI7C8140A
2-PORT PCI-TO-PCI BRIDGE
Page 11 of 82
March 20, 2007 – Revision 1.01
1
SIGNAL DEFINITIONS
1.1
SIGNAL TYPES
SIGNAL TYPE
DESCRIPTION
I
Input only
O
Output only
P
Power
TS
Tri-state bi-directional
STS
Sustained tri-state. Active LOW signal must be pulled HIGH for 1 cycle
when deasserting.
OD
Open Drain
1.2
SIGNALS
Signals that end with “#” are active LOW.
1.2.1
PRIMARY BUS INTERFACE SIGNALS
Name
Pin Number
Type
Description
P_AD[31:0]
121, 122, 123, 124,
125, 126, 127, 2, 5, 6,
7, 8, 9, 10, 12, 13, 25,
26, 27, 28, 30, 31, 32,
33, 35, 36, 37, 40, 41,
42, 43, 44
TS
Primary Address / Data: Multiplexed address and data bus.
Address is indicated by P_FRAME# assertion. Write data is
stable and valid when P_IRDY# is asserted and read data is
stable and valid when P_TRDY# is asserted. Data is transferred
on rising clock edges when both P_IRDY# and P_TRDY# are
asserted. During bus idle, PI7C8140A drives P_AD to a valid
logic level when P_GNT# is asserted.
P_CBE#[3:0]
3, 14, 24, 34
TS
Primary Command/Byte Enables: Multiplexed command field
and byte enable field. During address phase, the initiator drives
the transaction type on these pins. After that, the initiator drives
the byte enables during data phases. During bus idle, PI7C8140A
drives P_CBE#[3:0] to a valid logic level when P_GNT# is
asserted.
P_PAR
23
TS
Primary Parity. Parity is even across P_AD[31:0],
P_CBE#[3:0], and P_PAR (i.e. an even number of 1’s). P_PAR
is an input and is valid and stable one cycle after the address
phase (indicated by assertion of P_FRAME#) for address parity.
For write data phases, P_PAR is an input and is valid one clock
after P_IRDY# is asserted. For read data phase, P_PAR is an
output and is valid one clock after P_TRDY# is asserted. Signal
P_PAR is tri-stated one cycle after the P_AD lines are tri-stated.
During bus idle, PI7C8140A drives P_PAR to a valid logic level
when P_GNT# is asserted.
P_FRAME#
15
STS
Primary FRAME (Active LOW). Driven by the initiator of a
transaction to indicate the beginning and duration of an access.
The de-assertion of P_FRAME# indicates the final data phase
requested by the initiator. Before being tri-stated, it is driven to
a de-asserted state for one cycle.
P_IRDY#
16
STS
Primary IRDY (Active LOW). Driven by the initiator of a
transaction to indicate its ability to complete current data phase
on the primary side. Once asserted in a data phase, it is not de-
asserted until the end of the data phase. Before tri-stated, it is
driven to a de-asserted state for one cycle.
07-0067
相关PDF资料 |
PDF描述 |
|---|---|
| PI7C8150ANDE | IC PCI-PCI BRIDGE 2PORT 256-PBGA |
| PI7C8150BNDIE | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C8154BNAIE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8148A | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION |
| PI7C8148AEVB | 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| PI7C8148ANBE | 功能描述:外围驱动器与原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8148ANJ | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION |
| PI7C8148ANJE | 功能描述:外围驱动器与原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。