参数资料
| 型号： | PI7C8140AMAE |
| 厂商： | Pericom |
| 文件页数： | 49/82页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE 2PORT 128-QFP |
| 标准包装： | 39 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-QFP（14x20） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
PI7C8140A
2-PORT PCI-TO-PCI BRIDGE
Page 53 of 82
March 20, 2007 – Revision 1.01
9
PCI POWER MANAGEMENT
The bridge incorporates functionality that meets the requirements of the PCI Power Management
Specification, Revision 1.1. These features include:
PCI Power Management registers using the Enhanced Capabilities Port (ECP) address mechanism
Support for D0, D3hot, and D3cold power management states
Support for D0, D1, D2, D3hot , and D3cold power management states for devices behind the bridge
Support of the B2 secondary bus power state when in the D3hot power management state
Table 9-1 shows the states and related actions that the bridge performs during power management
transitions. (No other transactions are permitted.)
Table 9-1. Power Management Transitions
Current Status
Next State
Action
D0
D3cold
Power has been removed from bridge. A power-up reset must be performed to
bring bridge to D0.
D0
D3hot
If enabled to do so by the BPCCE pin, bridge will disable the secondary clocks
and drive them LOW.
D0
D2
Unimplemented power state. bridge will ignore the write to the power state
bits (power state remains at D0).
D0
D1
Unimplemented power state. bridge will ignore the write to the power state
bits (power state remains at D0).
D3hot
D0
Bridge enables secondary clock outputs and performs an internal chip reset.
Signal S_RST# will not be asserted. All registers will be returned to the reset
values and buffers will be cleared.
D3hot
D3cold
Power has been removed from bridge. A power-up reset must be performed to
bring bridge to D0.
D3cold
D0
Power-up reset. Bridge performs the standard power-up reset functions as
described in Section 10.
PME# signals are routed from downstream devices around PCI-to-PCI bridges. PME# signals do not
pass through PCI-to-PCI bridges.
10
RESET
This chapter describes the primary interface, secondary interface, and chip reset mechanisms.
10.1 PRIMARY INTERFACE RESET
The bridge has a reset input, P_RST#. When P_RST# is asserted, the following events occur:
Bridge immediately tri-states all primary and secondary PCI interface signals.
Bridge performs a chip reset.
Registers that have default values are reset.
P_RST# asserting and de-asserting edges can be asynchronous to P_CLK and S_CLKOUT. The bridge
is not accessible during P_RST#. After P_RST# is de-asserted, the bridge remains inaccessible for 16
PCI clocks before the first configuration transaction can be accepted.
07-0067
相关PDF资料 |
PDF描述 |
|---|---|
| PI7C8150ANDE | IC PCI-PCI BRIDGE 2PORT 256-PBGA |
| PI7C8150BNDIE | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C8154BNAIE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8148A | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION |
| PI7C8148AEVB | 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| PI7C8148ANBE | 功能描述:外围驱动器与原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8148ANJ | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION |
| PI7C8148ANJE | 功能描述:外围驱动器与原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。