- 您现在的位置：买卖IC网 > PDF目录11613 > PIC12F1822-E/MF (Microchip Technology)MCU 8BIT 2K FLASH 8DFN PDF资料下载
参数资料
| 型号： | PIC12F1822-E/MF |
| 厂商： | Microchip Technology |
| 文件页数： | 25/109页 |
| 文件大小： | 0K |
| 描述： | MCU 8BIT 2K FLASH 8DFN |
| 标准包装： | 120 |
| 系列： | PIC® XLP™ 12F |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 32MHz |
| 连通性： | I²C，LIN，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 6 |
| 程序存储器容量： | 3.5KB（2K x 14） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 256 x 8 |
| RAM 容量： | 128 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.8 V ~ 5.5 V |
| 数据转换器： | A/D 4x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 8-VDFN 裸露焊盘 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
213
7674F–AVR–09/09
ATmega164P/324P/644P
19.3.5
Combining Address and Data Packets into a Transmission
A transmission basically consists of a START condition, a SLA+R/W, one or more data packets
and a STOP condition. An empty message, consisting of a START followed by a STOP condi-
tion, is illegal. Note that the Wired-ANDing of the SCL line can be used to implement
handshaking between the Master and the Slave. The Slave can extend the SCL low period by
pulling the SCL line low. This is useful if the clock speed set up by the Master is too fast for the
Slave, or the Slave needs extra time for processing between the data transmissions. The Slave
extending the SCL low period will not affect the SCL high period, which is determined by the
Master. As a consequence, the Slave can reduce the TWI data transfer speed by prolonging the
SCL duty cycle.
Figure 19-6 on page 213 shows a typical data transmission. Note that several data bytes can be
transmitted between the SLA+R/W and the STOP condition, depending on the software protocol
implemented by the application software.
Figure 19-6. Typical Data Transmission
19.4
Multi-master Bus Systems, Arbitration and Synchronization
The TWI protocol allows bus systems with several masters. Special concerns have been taken
in order to ensure that transmissions will proceed as normal, even if two or more masters initiate
a transmission at the same time. Two problems arise in multi-master systems:
An algorithm must be implemented allowing only one of the masters to complete the
transmission. All other masters should cease transmission when they discover that they have
lost the selection process. This selection process is called arbitration. When a contending
master discovers that it has lost the arbitration process, it should immediately switch to Slave
mode to check whether it is being addressed by the winning master. The fact that multiple
masters have started transmission at the same time should not be detectable to the slaves, i.e.
the data being transferred on the bus must not be corrupted.
Different masters may use different SCL frequencies. A scheme must be devised to
synchronize the serial clocks from all masters, in order to let the transmission proceed in a
lockstep fashion. This will facilitate the arbitration process.
The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from
all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one
from the Master with the shortest high period. The low period of the combined clock is equal to
the low period of the Master with the longest low period. Note that all masters listen to the SCL
line, effectively starting to count their SCL high and low time-out periods when the combined
SCL line goes high or low, respectively.
12
7
8
9
Data Byte
Data MSB
Data LSB
ACK
12
789
Addr MSB
Addr LSB
R/W
ACK
SLA+R/W
相关PDF资料 |
PDF描述 |
|---|---|
| PIC12F635T-I/SN | IC MCU FLASH 1KX14 8SOIC |
| PIC12F629-E/MF | IC MCU CMOS 8BIT 1K FLASH 8-DFN |
| PIC16HV616-E/ML | IC PIC MCU FLASH 2KX14 16QFN |
| W2L1YC683MAT1A | CAP CER 0.068UF 16V 20% X7R 0508 |
| PIC12LF1840-E/SN | MCU 7KB FLASH 256B RAM XLP 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC12F1822-I/MF | 功能描述:8位微控制器 -MCU 3.5KB 128B RAM 32MHz RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC12F1822-I/P | 功能描述:8位微控制器 -MCU 3.5KB 128B RAM 32MHz Int. Osc 6 I/0 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC12F1822-I/P | 制造商:Microchip Technology Inc 功能描述:IC 8BIT MCU PIC12F 32MHZ PDIP-8 制造商:Microchip Technology Inc 功能描述:IC, 8BIT MCU, PIC12F, 32MHZ, PDIP-8 |
| PIC12F1822-I/SN | 功能描述:8位微控制器 -MCU 3.5KB 128B RAM 32MHz Int. Osc 6 I/0 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC12F1822-I/SN | 制造商:Microchip Technology Inc 功能描述:IC 8BIT MCU PIC12F 32 MHz 8-DIP 制造商:Microchip Technology Inc 功能描述:IC, 8BIT MCU, PIC12F, 32 MHz, 8-SOIC |
发布紧急采购，3分钟左右您将得到回复。