- 您现在的位置：买卖IC网 > PDF目录11354 > PIC24HJ128GP306A-E/MR (Microchip Technology)IC PIC MCU FLASH 128KB 64-QFN PDF资料下载
参数资料
| 型号： | PIC24HJ128GP306A-E/MR |
| 厂商： | Microchip Technology |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | IC PIC MCU FLASH 128KB 64-QFN |
| 标准包装： | 40 |
| 系列： | PIC® 24H |
| 核心处理器： | PIC |
| 芯体尺寸： | 16-位 |
| 速度： | 40 MIP |
| 连通性： | I²C，IrDA，LIN，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，DMA，POR，PWM，WDT |
| 输入/输出数： | 53 |
| 程序存储器容量： | 128KB（43K x 24） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 16K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 数据转换器： | A/D 18x10b/12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 包装： | 管件 |
PIC24HJXXXGPX06/X08/X10
DS80280G-page 16
2008 Microchip Technology Inc.
43. Module: UART
When the UART is configured for IR interface
operations (UxMODE<9:8> = 11), the 16x baud
clock signal on the BCLK pin is present only when
the module is transmitting. The pin is idle at all
other times.
Work around
Configure one of the output compare modules to
generate the required baud clock signal when the
UART is receiving data or in an idle state.
44. Module: SPI
Setting the DISSCK bit in the SPIxCON1 register
does not allow the user application to use the SCK
pin as a general purpose I/O pin.
Work around
None.
45. Module: I2C
The BCL bit in I2CSTAT can be cleared only with
16-bit operation and can be corrupted with 1-bit or
8-bit operations on I2CSTAT.
Work around
Use 16-bit operations to clear BCL.
46. Module: I2C
If there are two I2C devices on the bus, one of
them is acting as the Master receiver and the other
as the Slave transmitter. If both devices are config-
ured for 10-bit addressing mode, and have the
same value in the A10 and A9 bits of their
addresses, then when the Slave select address is
sent from the Master, both the Master and Slave
acknowledge it. When the Master sends out the
read operation, both the Master and the Slave
enter into Read mode and both of them transmit
the data. The resultant data will be the ANDing of
the two transmissions.
Work around
In all I2C devices, the addresses as well as bits
A10 and A9 should be different.
47. Module: I2C
When the I2C module is configured as a 10-bit
slave with and address of 0x102, the I2CxRCV
register content for the lower address byte is 0x01
rather
than
0x02;
however,
the
module
acknowledges both address bytes.
Work around
None.
48. Module: I2C
With the I2C module enabled, the PORT bits and
external
interrupt
input
functions
(if
any)
associated with the SCL and SDA pins do not
reflect the actual digital logic levels on the pins.
Work around
If the SDA and/or SCL pins need to be polled,
these pins should be connected to other port pins
in order to be read correctly. This issue does not
affect the operation of the I2C module.
49. Module: I2C
In
10-bit
Addressing
mode,
some
address
matches don't set the RBF flag or load the receive
register I2CxRCV, if the lower address byte
matches the reserved addresses. In particular,
these
include
all
addresses
with
the
form
XX0000XXXX
and
XX1111XXXX,
with
the
following exceptions:
001111000X
011111001X
101111010X
111111011X
Work around
Ensure that the lower address byte in 10-bit
Addressing mode does not match any 7-bit
reserved addresses.
50. Module: Internal Voltage Regulator
When the VREGS (RCON<8>) bit is set to a logic
‘0’, higher sleep current may be observed.
Work around
Ensure VREGS (RCON<8>) bit is set to a logic ‘1’
for device Sleep mode operation.
51. Module: ECAN
The ECAN module does not generate a CAN
event interrupt when coming out of Disable mode
on bus wake-up activity even if the WAKIE bit in
the CiINTE register is set. The WAKIF bit in the
CiINTF register will reflect the correct status. The
CAN event interrupt occurs only if the device was
in Sleep mode when the bus wake-up activity
occurred.
Work around
When placing the ECAN module in Disable mode,
place the device in Sleep mode to be able to
generate the CAN event interrupt on bus wake-up
activity. If it is not possible to place the device in
Sleep mode, poll the WAKIF bit in the CiINTF
register to track bus wake-up activity.
相关PDF资料 |
PDF描述 |
|---|---|
| DEHR32E222KN2A | CAP CER 2200PF 250V 10% RADIAL |
| DEA1X3F820JN3A | CAP CER 82PF 3.15KV 5% RADIAL |
| PIC24FJ256GB106T-I/PT | IC PIC MCU FLASH 256K 64-TQFP |
| PIC18LF4610-I/PT | IC MCU FLASH 32KX16 44TQFP |
| GRM31CR71E335KA88L | CAP CER 3.3UF 25V 10% X7R 1206 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC24HJ128GP306A-I/MR | 功能描述:16位微控制器 - MCU 16 Bit MCU 40MIPS 128KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
| PIC24HJ128GP306A-I/PT | 功能描述:16位微控制器 - MCU 16 Bit MCU 40MIPS 128KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
| PIC24HJ128GP306AT-I/MR | 功能描述:16位微控制器 - MCU 16 Bit MCU 64LD 40MIPS 128KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
| PIC24HJ128GP306AT-I/PT | 功能描述:16位微控制器 - MCU 16 Bit MCU 40MIPS 128KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
| PIC24HJ128GP306-E/PT | 功能描述:16位微控制器 - MCU 16B MCU 64LD 40MIPS 128KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。