
DATA SHEET
PM7367 FREEDM-32P32
ISSUE 2
PMC-1991499
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE
237
framing byte. Thus, on the first rising edge of TCLK[3] after the extended
quiescent period, a downstream device can sample the m.s.b. of time-slot 1.
When CEN is set low, link #3 is unchannelised and the E1 register bit is
ignored. TCLK[3] is gapped during non-data bytes. All data bits are treated
as a contiguous stream with arbitrary byte alignment.
E1:
The E1 frame structure select bit (E1) configures link #3 for channelised E1
operation when CEN is set high. TCLK[3] is held quiescent during the FAS
and NFAS framing bytes. The most significant bit of time-slot 1 is placed on
TD[3] on the last falling edge of TCLK[3] ahead of the extended quiescent
period. Link data is present at time-slots 1 to 31. When E1 is set low and
CEN is set high, link #3 is configured for channelised T1 operation. TCLK[3]
is held quiescent during the framing bit. The m.s.b. of time-slot 1 is placed on
TD[3] on the last falling edge of TCLK[3] ahead of the extended quiescent
period. Link data is present at time-slots 1 to 24. E1 is ignored when CEN is
set low.