- 您现在的位置：买卖IC网 > PDF目录370013 > PowerPC 750CX (IBM Microeletronics) 32-Bit Reduced Instruction Set Computer (RISC) Microprocessors(32位精简指令集微处理器) PDF资料下载
参数资料
| 型号： | PowerPC 750CX |
| 厂商： | IBM Microeletronics |
| 英文描述： | 32-Bit Reduced Instruction Set Computer (RISC) Microprocessors(32位精简指令集微处理器) |
| 中文描述： | 32位精简指令集计算机（RISC）微处理器（32位精简指令集微处理器） |
| 文件页数： | 16/44页 |
| 文件大小： | 562K |
| 代理商： | POWERPC 750CX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
PowerPC 750CX RISC Microprocessor Datasheet
Page 16
Version 1.1
November 13, 2000
5.3
60X Bus Input AC Specifications
Table 7 provides the 60X bus input AC timing specifications for the PowerPC 750CX as defined in Figure 3 and
Figure 4.
Figure 3 provides the input timing diagram for the PowerPC 750CX.
Table 7: 60X Bus Input Timing Specifications
1,6,8
See Table 2 on page 12 for operating conditions.
Num
Characteristic
1.8V Mode
2.5V Mode
Unit
Notes
Min
Max.
Min.
Max.
10a
Address/Data/Transfer attribute inputs valid to SYSCLK (input
setup)
1.4
—
1.4
—
ns
2
10b
All other inputs valid to SYSCLK (input setup)
1.4
—
1.4
—
ns
3
10c
Mode select input setup to HRESET (QACK)
8
—
8
—
t
sysclk
4,5,7
10d
TS to SYSCLK (input setup)
1.6
—
1.6
—
—
—
10e
DBWO to SYSCLK (input setup)
2.1
—
2.1
—
—
—
11a
SYSCLK to inputs invalid (input hold)
1.2
—
1.2
—
ns
2
11b
HRESET to mode select input hold (QACK)
0
—
0
—
ns
4,7
Note:
1. Input specifications are measured from the midpoint voltage (0.9V) of the signal in question to the midpoint voltage of the rising edge of the input
SYSCLK. Input and output timings are measured at the pin (see Figure 3).
2. Address/Data Transfer Attribute inputs are composed of all bidirectional and input signals except those listed in Note 3.
3. All other signal inputs are composed of the following: TA, QACK, and ARTRY.
4. The setup and hold time is with respect to the rising edge of HRESET (see Figure 4 on page 17).
5. t
, is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK
to compute the actual time duration (in ns) of the parameter in question.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a
minimum of 255 bus clocks
after the
PLL relock time during the power-on reset sequence.
8. These timings are valid for processor frequencies up to 466MHz. 500MHz timing behavior and characterization is being evaluated at this time.
Figure 3. Input Timing Diagram
VM
SYSCLK
ALL INPUTS
VM = Midpoint Voltage (0.8V for SYSCLK, 0.9V for all other I/O)
10b
10d
10e
10a
11a
VM
VM
相关PDF资料 |
PDF描述 |
|---|---|
| PowerPC 750 | 32-Bit Embedded Microprocessor(32位精简指令集嵌入式微处理器) |
| PP-MOD1V2 | ISP INTERFACE MODULE |
| PP01002 | GEHOERSCHUTZ OHRSTOEPSEL 250ST Inhalt pro Packung: 250 Stk. |
| PP0901SA | Direct ProTek Replacement:PP0901SA |
| PP0901SB | Direct ProTek Replacement:PP0901SB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| POWERPLUG15W | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:AC/DC POWER SUPPLY |
| POWERPLUG24W | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:AC/DC POWER SUPPLY |
| POWERPLUS 2C 2500MAH | 制造商:Energizer Battery Company 功能描述: |
| POWERPLUS 2D 2500MAH | 制造商:Energizer Battery Company 功能描述: |
| POWERPLUS 4AAA 850MAH | 制造商:Energizer Battery Company 功能描述: |
发布紧急采购，3分钟左右您将得到回复。