参数资料
| 型号： | PPC5604BCLL48 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 66/109页 |
| 文件大小： | 0K |
| 描述： | MCU 32BIT 512K 48MHZ |
| 标准包装： | 90 |
| 系列： | MPC56xx Qorivva |
| 核心处理器： | e200z0h |
| 芯体尺寸： | 32-位 |
| 速度： | 48MHz |
| 连通性： | CAN，I²C，LIN，SCI，SPI |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 79 |
| 程序存储器容量： | 512KB（512K x 8） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 4K x 16 |
| RAM 容量： | 32K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 数据转换器： | A/D 28x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 100-LQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
MPC5604B/C Microcontroller Data Sheet, Rev. 11.1
Block diagram
Freescale Semiconductor
6
Table 2. MPC5604B/C series block summary
Block
Function
Analog-to-digital converter (ADC) Multi-channel, 10-bit analog-to-digital converter
Boot assist module (BAM)
A block of read-only memory containing VLE code which is executed according
to the boot mode of the device
Clock monitor unit (CMU)
Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)
Enables synchronization of ADC conversions with a timer event from the eMIOS
or from the PIT
Deserial serial peripheral interface
(DSPI)
Provides a synchronous serial interface for communication with external devices
Error Correction Status Module
(ECSM)
Provides a myriad of miscellaneous control functions for the device including
program-visible information about configuration and revision levels, a reset
status register, wakeup control for exiting sleep modes, and optional features
such as information on memory errors reported by error-correcting codes
Enhanced Direct Memory Access
(eDMA)
Performs complex data transfers with minimal intervention from a host processor
via “n” programmable channels.
Enhanced modular input output
system (eMIOS)
Provides the functionality to generate or measure events
Flash memory
Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network) Supports the standard CAN communications protocol
Frequency-modulated
phase-locked loop (FMPLL)
Generates high-speed system clocks and supports programmable frequency
modulation
Internal multiplexer (IMUX) SIU
subblock
Allows flexible mapping of peripheral interface on the different pins of the device
Inter-integrated circuit (I2C) bus A two wire bidirectional serial bus that provides a simple and efficient method of
data exchange between devices
Interrupt controller (INTC)
Provides priority-based preemptive scheduling of interrupt requests
JTAG controller
Provides the means to test chip functionality and connectivity while remaining
transparent to system logic when not in test mode
LINFlex controller
Manages a high number of LIN (Local Interconnect Network protocol) messages
efficiently with a minimum of CPU load
Clock generation module
(MC_CGM)
Provides logic and control required for the generation of system and peripheral
clocks
Mode entry module (MC_ME)
Provides a mechanism for controlling the device operational mode and mode
transition sequences in all functional states; also manages the power control unit,
reset generation module and clock generation module, and holds the
configuration, control and status registers accessible for applications
Power control unit (MC_PCU)
Reduces the overall power consumption by disconnecting parts of the device
from the power supply via a power switching device; device components are
grouped into sections called “power domains” which are controlled by the PCU
Reset generation module
(MC_RGM)
Centralizes reset sources and manages the device reset sequence of the device
Memory protection unit (MPU)
Provides hardware access control for all memory references generated in a
device
相关PDF资料 |
PDF描述 |
|---|---|
| COP8SAB728N8 | IC MCU OTP 8BIT 2K POR 28-DIP |
| MC9S08DZ16ACLC | IC MCU 16K FLASH 1K RAM 32-LQFP |
| PCF52274CLU120 | MCU 32-BIT W/LCD TOUCH 176-LQFP |
| MC9S08DZ16CLF | IC MCU 16K FLASH 1K RAM 48-LQFP |
| MK20DX128VLH5 | IC ARM CORTEX MCU 128KB 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PPC5604BCLL64 | 功能描述:MCU 32BIT 512K 64MHZ RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MPC56xx Qorivva 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:260 系列:73S12xx 核心处理器:80515 芯体尺寸:8-位 速度:24MHz 连通性:I²C，智能卡，UART/USART，USB 外围设备:LED，POR，WDT 输入/输出数:9 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:2K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-VFQFN 裸露焊盘 包装:管件 |
| PPC5604BCLQ64 | 制造商:Freescale Semiconductor 功能描述:BOL 512K 3 CAN 64MHZ - Bulk |
| PPC5604BECLQ | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| PPC5604BECLU | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| PPC5604BECMG | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。