参数资料
型号: PSD511B1
英文描述: PSD5XX/ZPSD5XX FAMILY FIELD-PROGRAMMABLE MICROCONTROLLER PERIPHERALS
中文描述: PSD5XX/ZPSD5XX家庭领域,可编程微控制器外设
文件页数: 51/153页
文件大小: 1036K
代理商: PSD511B1
PSD5XX Famly
48
9.3.13 Port C and Port D – Functionality and Structure
Port C and D are identical in function and structure and each can be configured to perform
one or more of the following operating modes:
J
Standard MCU I/O Mode
J
PLD Input – direct input to ZPLD
J
Address Out – latched address outputs
– Port C: A[0-7] are asigned to pins PC[0-7]
– Port D: A[0-7] for 8-bit multiplexed bus, or A[8-15] for 16-bit multiplexed bus are
assigned to pins PD[0-7]
J
Data Port
– Port C: D[0-7] for 8-bit non-multiplexed bus
– Port D: D[8-15] for 16-bit non-multiplexed bus
J
Open Drain – select CMOS or Open Drain driver
Figures 23 and 24 show the structure of a Port C or D pin. If the pin is configured as output
port, the multiplexer selects one of the two inputs as output. If the pin is configured as input,
the input connects to :
J
Data In Register as input in the Standard MCU I/O Mode
or
J
ZPLD input
9.3.14 Port E – Functionality and Structure
Port E can be configured to perform one or more of the following functions:
J
Standard MCU I/O Mode
J
PLD I/O
J
Address Out – latched address lines A[0-7] are assigned to pins PE[0-7].
J
Special Function Out – in this mode, Port E pin is configured as an output port for the
following signals:
PE2 – INTERRUPT – interrupt output from Interrupt Controller
PE4 – Terminal Count output, Timer0
PE5 – Terminal Count output, Timer1
PE6 – Terminal Count output, Timer2
PE7 – Terminal Count output, Timer3
J
Alternate Function In – in this mode, the inputs to Port E pins are:
PE0 – BHE/ or PSEN/ or WRH/ or UDS/ or SIZ0
PE1 – ALE
PE3 – TIMER0-IN
:load/store/enable/ disable input to Timer 0
PE4 – TIMER1-IN
:load/store/enable/disable input to Timer 1
PE5 – TIMER2-IN
:load/store/enable/disable input to Timer 2
PE6 – TIMER3-IN
:load/store/enable/disable input to Timer 3
PE7 – APD CLK
:clock input for Automatic Power Down Counter
Figure 25 shows the structure of a Port E pin. The Control Logic block selects one of four
sources through the multiplexer for pin output. If the pin is configured as input, the input
goes to:
J
Data In Register as input in Standard MCU I/O Mode
or
J
PE Macrocell as PLD input
or
J
Alternate Function In
I/OPorts
(Cont.)
相关PDF资料
PDF描述
PSD512B0 500V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-205AF package; A IRHF7430SE with Standard Packaging
PSD512B1 -100V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHNA597160 with optional Total Dose Rating of 300kRads
PSD511B1-C-70U Low Cost Field Programmable Microcontroller Peripherals
PSD501B1-C-90JI Low Cost Field Programmable Microcontroller Peripherals
PSD511B1-C-90JI Low Cost Field Programmable Microcontroller Peripherals
相关代理商/技术参数
参数描述
PSD511B1-12J 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral
PSD511B1-12JI 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral
PSD511B1-12LI 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral
PSD511B1-12U 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral
PSD511B1-12UI 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral