参数资料
型号: QL5064-33BPS484I
厂商: QUICKLOGIC CORP
元件分类: 总线控制器
英文描述: PCI BUS CONTROLLER, PBGA484
封装: PLASTIC, BGA-484
文件页数: 4/45页
文件大小: 635K
代理商: QL5064-33BPS484I
2006 QuickLogic Corporation
QL5064 QuickPCI Data Sheet Rev. I
12
Table 1: User Memory Map
Receive FIFO0[63:0] (r only)
Receive FIFO1[63:0] (r only)
Transmit FIFO0[63:0] (w only)
Transmit FIFO1[63:0] (w only)
Reserved
Target Control Address[63:0] (r only)
Target Control Data[63:0] (r/w)
80
88
90
98
a0
a8
b0
b8
c0
c8
d0
d8
e0
e8
f0
f8
Single PCI Access Address Register[63:0] (r/w)
Single PCI Access Data Register[63:0] (r/w)
User Incoming MB Full
Interrupt Mask[7:0]
Reserved
0000_0000
0
BIST
Code[3:0]
DMA Cancel
Max
Retry
[1:0]
lat
en
FIFO
Thresh
TO[1:0]
User Outgoing MB
Empty [7:0]
User Incoming MB
Full [7:0]
xmt1
rcv0
rcv1
chn
B
I
S
t
xmt0
DMA Interrupt
I
2OStatus
User Outgoing MB Empty
Interrupt Mask[7:0]
Error
xmt1
rcv0
rcv1
Chn
xmt0
R
T
A
PED
MR
T
M
A
I
2O Interrupt
ifle
iplf
xmt1
rcv0
rcv1
xmt0
DMA Start/Done#
chn
User Incoming MB
Status [7:0]
User Outgoing MB
Status [7:0]
B
I
D
o
xmt1
rcv0
rcv1
xmt0
FIFO
Flush
xmt1xmt0
000
0000
DMA 32/64#
xmt1
rcv0
rcv1
xmt0
DMA Arbitration Priority
xmt1[1:0]
rcv0[1:0]
rcv1[1:0]
xmt0[1:0]
0000
0000_00
Arb
Mode
[1:0]
Reserved
BI
S
t
CE
Chain
Ptr
Fetch
End
SPCI
0000_0000
I
2O Int Mask
0000_0000
0000
00
SP
I
0000
0
0000
B
I
M
s
DMA Interrupt Mask
xmt1
rcv0
rcv1
xmt0
chn
CE
SP
Ma
user_be_req[7:0]
User region
[2:0]
0
T
UM
T
A
V
T
UR
T
UR
W
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
BE En
[1:0]
0
Chn
Reserved
0000_0000
DMA SPC
rcv1 rcv0
000
oflf ople
ifle
iplf
oflf ople
ifle
iplf
oflf ople
PCI Incoming MB Empty
Interrupt Mask[7:0]
PCI Outgoing MB Empty
Interrupt Mask[7:0]
xmt1xmt0
Master Write Address 0[63:0] (r/w)
Master Write Count Status0[31:0] (r only)
Master Write Transfer Count0[31:0] (r/w)
Master Write Address 1[63:0] (r/w)
Master Write Count Status1[31:0] (r only)
Master Write Transfer Count1[31:0] (r/w)
Reserved
00
08
10
18
20
28
30
38
40
48
50
58
60
68
70
78
User ID [7:0] (r only)
antifuse
Receive FIFO 0
Byte Lane[7:0]
Receive FIFO 1
Byte Lane[7:0]
Chip Revision ID [7:0]
(r only)
Master Read Address 0[63:0] (r/w) / Chain Descriptor Start Address [63:0] (r/w)
Master Read Count Status0[31:0] (r only)
Master Read Transfer Count0[31:0] (r/w)
Master Read Address 1[63:0] (r/w)
Master Read Count Status1[31:0] (r only)
Master Read Transfer Count1[31:0] (r/w)
User Incoming Mail 0
User Incoming Mail 1
User Incoming Mail 6 User Incoming Mail 5 User Incoming Mail 4
User Incoming Mail 2
User Incoming Mail 3
User Incoming Mail 7
User Outgoing Mail 0
User Outgoing Mail 1
User Outgoing Mail 6 User Outgoing Mail 5 User Outgoing Mail 4
User Outgoing Mail 2
User Outgoing Mail 3
User Outgoing Mail 7
I
2O Interrupt Mask Bit [3]
I
2O Interrupt Service Request Bit [3]
I
2O Outbound Queue Pointer
I
2O Inbound Queue Pointer
R
O
tag0
[1:0]
R
C
e
R
C
a e
X
M
a
f
X
M f
X
M
a
f
X
M f
R
C
e
Single PCI Access
Bus Request
byte lanes[7:0]
cmd[3:0]
strt
Target Burst Request
BAR[5:0]
0
R
O
Target Prefetch Cntl
BAR[5:0]
0
R
C
a e
Target FIFO Control -- Emptyness Threshold
BAR0
BAR1
BAR2
BAR3
BAR4
BAR5
Target FIFO
Threshold
MSB's[3:0]
Target BAR Configuration (r only)
BAR0
BAR1
BAR2
BAR3
BAR4
BAR5
0
00
BAR Enable (r only)
4 3 2 1
5
32
bit
rom
w
wt
wr
t
e
n
1
6
/8
0000
Receive FIFO0
Almost Full[5:0]
(r/w)
00
Receive FIFO1
Almost Full[5:0]
(r/w)
XMIT FIFO 0
Almost Full[5:0]
(r/w)
00
XMIT FIFO 1
Almost Full[5:0]
(r/w)
00
Receive FIFO0
Almost Empty[5:0]
(r/w)
00
Receive FIFO1
Almost Empty[5:0]
(r/w)
XMIT FIFO 0
Almost Empty[5:0]
(r/w)
00
XMIT FIFO 1
Almost Empty[5:0]
(r/w)
00
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Pipeline
Not Empty
XMT
0
XMT
1
XMT
0
XMT
1
RCV
0
RCV
1
相关PDF资料
PDF描述
QLPXA263B1C400 32-BIT, 400 MHz, RISC PROCESSOR, PBGA294
QL5810-66CPTN196I PCI BUS CONTROLLER, PBGA196
QL5820-33BPTN196C PCI BUS CONTROLLER, PBGA196
QL5842-33BPSN484M PCI BUS CONTROLLER, PBGA484
QT83C154XXX-L 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
QL5064-66APS484C-5541 制造商:QuickLogic Corporation 功能描述:
QL5064-66APS484I-5541 制造商:QuickLogic Corporation 功能描述:
QL5064-66BPS484C-5725 制造商:QuickLogic Corporation 功能描述:
QL5064-75CPS484C-5616 制造商:QuickLogic Corporation 功能描述:
QL5064-75CPS484I-5612 制造商:QuickLogic Corporation 功能描述: