- 您现在的位置：买卖IC网 > PDF目录269903 > QL5842-33BPSN484M (QUICKLOGIC CORP) PCI BUS CONTROLLER, PBGA484 PDF资料下载
参数资料
| 型号： | QL5842-33BPSN484M |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA484 |
| 封装： | 23 X 23 MM, 2.13 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, MS-034AAJ-1, BGA-484 |
| 文件页数： | 1/76页 |
| 文件大小： | 1409K |
| 代理商： | QL5842-33BPSN484M |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
2006 QuickLogic Corporation
1
Device Highlights
High Performance PCI Controller
33/66 MHz 32-bit PCI Master/Target
Zero-wait state PCI Master provides up to
264 MBps transfer rates
Zero-wait-state PCI Target Write/One-wait-state
PCI Target Read interface
Supports all PCI commands, including
configuration and MWI
Supports fully-customizable byte enable for
master channels
Target interface supports retry, disconnect
with/without data transfer, and target abort
Fully programmable back-end interface
Independent PCI bus (33/66 MHz) and local bus
(up to 160 MHz) clocks
Fully customizable PCI Configuration Space
Configurable FIFOs with depths up to 256 words
Reference design with driver code
(Win 95/98/2000/NT 4.0) available
PCI v2.3 compliant
Supports Type 0 Configuration Cycles in Target
mode
3.3 V PCI signaling
1.8 V supply voltage
484-ball PBGA, 280-ball LFBGA, 208-pin PQFP,
196-ball TFBGA, and 144-pin TQFP packages
Supports Extendable PCI functionality
Unlimited/Continuous Burst Transfers supported
Extendable PCI Functionality
Support for Configuration Space from 0
× 40
to 0
× 3FF
PCI v2.3 Power Management Spec. compatible
Multi-function, expanded capabilities, and
expansion ROM capable
PCI v2.3 Vital Product Data (VPD) configuration
support
Flexible Programmable Logic
Up to 1,348 logic cells
Up to 50,688 RAM bits
Up to 262 I/O pins
All back-end interface and glue-logic can be
implemented on chip
Six 32-bit busses interface between the PCI
Controller and the Programmable Logic
Up to twenty-two 2,304 bit dual-port high
performance SRAM blocks
Up to 3,482 flip-flops available
Figure 1: QL58x2 Block Diagram
Parity
Check
Parity
Gen
DMA
Control
FIFO
Target
Control
PCI Bus 33 MHz/32-Bit Address and Data
XY User I/O for Flexible Local Bus
FIFO
User
Defined
Registers
Master
Control
Mux
Configuration
Space
Fixed
PCI Core
32-Bit Interface
Mux
Programmable
Logic
33/66 MHz/32-bit PCI Master/Target with Embedded Programmable
Logic, Embedded Computational Units, and Dual Port SRAM
QL58x2 Enhanced QuickPCI
Family Data Sheet
相关PDF资料 |
PDF描述 |
|---|---|
| QT83C154XXX-L | 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP44 |
| QC87C251SQ | 8-BIT, UVPROM, 12 MHz, MICROCONTROLLER, CDIP40 |
| QR80C51XXX:R | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| QD80C31-S:D | 8-BIT, 20 MHz, MICROCONTROLLER, CDIP40 |
| QP80C51FXXX-L:D | 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL62506PB516C | 制造商:QUICK LOG 功能描述:New |
| QL6325PQ208 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| QL6325PT280 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| QL63D5SA | 制造商:未知厂家 制造商全称:未知厂家 功能描述:InGaAlP Laser Diode |
| QL63F5SA | 制造商:未知厂家 制造商全称:未知厂家 功能描述:InGaAlP Laser Diode |
发布紧急采购，3分钟左右您将得到回复。