- 您现在的位置：买卖IC网 > PDF目录69310 > R5F213J5TNNP MICROCONTROLLER, QCC40 PDF资料下载
参数资料
| 型号： | R5F213J5TNNP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | MICROCONTROLLER, QCC40 |
| 封装： | 5 X 5 MM, 0.40 MM PITCH, QFN-40 |
| 文件页数： | 45/45页 |
| 文件大小： | 440K |
| 代理商： | R5F213J5TNNP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页
9
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
In different addressing modes these address registers function as automatic increment and automatic decrement
(see document “AVR Instruction Set” and section “Instruction Set Summary” on page 150 for details).
4.5
Stack Pointer
The Stack is mainly used for storing temporary data, for storing local variables and for storing return addresses
after interrupts and subroutine calls. The Stack Pointer Register always points to the top of the Stack. Note that the
Stack is implemented as growing from higher memory locations to lower memory locations. This implies that a
Stack PUSH command decreases the Stack Pointer.
The Stack Pointer points to the data SRAM Stack area where the Subroutine and Interrupt Stacks are located. This
Stack space in the data SRAM must be defined by the program before any subroutine calls are executed or inter-
rupts are enabled. The Stack Pointer must be set to point above 0x40. The Stack Pointer is decremented by one
when data is pushed onto the Stack with the PUSH instruction, and it is decremented by two when the return
address is pushed onto the Stack with subroutine call or interrupt. The Stack Pointer is incremented by one when
data is popped from the Stack with the POP instruction, and it is incremented by two when data is popped from the
Stack with return from subroutine RET or return from interrupt RETI.
The AVR Stack Pointer is implemented as two 8-bit registers in the I/O space. The number of bits actually used is
implementation dependent. Note that the data space in some implementations of the AVR architecture is so small
that only SPL is needed. In this case, the SPH Register will not be present.
4.6
Instruction Execution Timing
This section describes the general access timing concepts for instruction execution. The AVR CPU is driven by the
CPU clock clk
CPU, directly generated from the selected clock source for the chip. No internal clock division is used.
Figure 4-4.
The Parallel Instruction Fetches and Instruction Executions
Figure 4-4 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture
and the fast access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with
the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.
Figure 4-5 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using
two register operands is executed, and the result is stored back to the destination register.
clk
1st Instruction Fetch
1st Instruction Execute
2nd Instruction Fetch
2nd Instruction Execute
3rd Instruction Fetch
3rd Instruction Execute
4th Instruction Fetch
T1
T2
T3
T4
CPU
相关PDF资料 |
PDF描述 |
|---|---|
| R5F2L35ACDFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP52 |
| R5F2L368ANFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64 |
| R5F2L3ACADFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| R5F2L388ANFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
| R5F2L388ADFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| R5F213J5TNNP#W4 | 功能描述:MCU 24KB ROM 2KB RAM 40-QFN RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:R8C/3x/3JT 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI，I²C，UART/USART 外围设备:POR，PWM，WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC（J 形引线） 包装:带卷 (TR) |
| R5F213J6ANNP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:RENESAS MCU |
| R5F213J6CNNP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:RENESAS MCU |
| R5F213J6CNNP#U0 | 功能描述:MCU 1KB FLASH 32K ROM 36-QFN RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:R8C/3x/3JC 标准包装:250 系列:LPC11Uxx 核心处理器:ARM? Cortex?-M0 芯体尺寸:32-位 速度:50MHz 连通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外围设备:欠压检测/复位，POR，WDT 输入/输出数:40 程序存储器容量:96KB（96K x 8） 程序存储器类型:闪存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):1.8 V ~ 3.6 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:48-LQFP 包装:托盘 其它名称:568-9587 |
| R5F213J6CNNP#W4 | 功能描述:MCU 32KB ROM 2.5KB RAM 36-QFN RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:R8C/3x/3JC 标准包装:300 系列:78K0R/Ix3 核心处理器:78K/0R 芯体尺寸:16-位 速度:40MHz 连通性:3 线 SIO，I²C，LIN，UART/USART 外围设备:DMA，LVD，POR，PWM，WDT 输入/输出数:27 程序存储器容量:16KB（16K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:38-SSOP 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。