- 您现在的位置：买卖IC网 > PDF目录69317 > R5F64601KFP 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | R5F64601KFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件页数： | 8/75页 |
| 文件大小： | 663K |
| 代理商： | R5F64601KFP |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
REJ03B0240-0101 Rev.1.01 Dec 07, 2009
Page 14 of 91
R32C/160 Group
2. Central Processing Unit (CPU)
2.1.8.5
Register Bank Select Flag (B flag)
This flag selects a register bank. It indicates 0 when the register bank 0 is selected, and 1 when the
register bank 1 is selected.
2.1.8.6
Overflow Flag (O flag)
This flag becomes 1 if an overflow occurs in an operation; otherwise it is 0.
2.1.8.7
Interrupt Enable Flag (I flag)
This flag enables maskable interrupts. To disable maskable interrupts, set this flag to 0. To enable
them, set this flag to 1. When an interrupt is accepted, the flag becomes 0.
2.1.8.8
Stack Pointer Select Flag (U flag)
To select the interrupt stack pointer (ISP), set this flag to 0. To select the user stack pointer (USP), set
this flag to 1.
It becomes 0 when a hardware interrupts is accepted or when an INT instruction designated by a
software interrupt number from 0 to 127 is executed.
2.1.8.9
Floating-point Underflow Flag (FU flag)
This flag becomes 1 when an underflow occurs in a floating-point operation; otherwise it is 0. It also
becomes 1 when the operand has invalid numbers (subnormal numbers).
2.1.8.10
Floating-point Overflow Flag (FO flag)
This flag becomes 1 when an overflow occurs in a floating-point operation; otherwise it is 0. It also
becomes 1 when the operand has invalid numbers (subnormal numbers).
2.1.8.11
Processor Interrupt Priority Level (IPL)
The processor interrupt priority level (IPL), consisting of three bits, selects a processor interrupt priority
level from level 0 to 7. An interrupt is acceptable when the interrupt request level is higher than the
selected IPL.
When the processor interrupt priority level (IPL) is set to 111b (level 7), all interrupts are disabled.
2.1.8.12
Fixed-point Radix Point Designation Bit (DP bit)
This bit designates the radix point. It also specifies which portion of the fixed-point multiplication result
to take. It is used in the MULX instruction.
2.1.8.13
Floating-point Rounding Mode (RND)
The 2-bit floating-point rounding mode selects a rounding mode for floating-point calculation results.
2.1.8.14
Reserved
Only set this bit to 0. The read value is undefined.
相关PDF资料 |
PDF描述 |
|---|---|
| R5F6460EJFP | 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 |
| R5F6460FJFP | 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 |
| R5F6460FKFP | 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 |
| R5F64611JFP | 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 |
| R5F64611KFP | 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| R5F70834RD80FTV | 制造商:Renesas Electronics Corporation 功能描述: |
| R5F70835AN80FTV | 制造商:Renesas Electronics Corporation 功能描述:Microcontroller,SH7083,ROM512K |
| R5F70845AN80FPV | 制造商:Renesas Electronics Corporation 功能描述:Microcontroller,SH7084,ROM512K |
| R5F70854AD80FPV | 制造商:Renesas Electronics Corporation 功能描述:Micro,SH-2,FL 256K,RAM16k,80MH |
| R5F70854AN80FPV | 制造商:Renesas Electronics Corporation 功能描述:Micro,SH-2,FL 256K,RAM16k,80MH |
发布紧急采购，3分钟左右您将得到回复。