参数资料
型号: R5F71474BJ80FPV
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
封装: 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100
文件页数: 29/123页
文件大小: 6757K
代理商: R5F71474BJ80FPV
194
ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P [DATASHEET]
8285E–AVR–02/2013
a conversion completes before ADCH is read, neither register is updated and the result from the conversion is lost.
When ADCH is read, ADC access to the ADCH and ADCL Registers is re-enabled.
The ADC has its own interrupt which can be triggered when a conversion completes. When ADC access to the
Data Registers is prohibited between reading of ADCH and ADCL, the interrupt will trigger even if the result is lost.
23.4
Starting a Conversion
A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC. This bit stays high as
long as the conversion is in progress and will be cleared by hardware when the conversion is completed. If a differ-
ent data channel is selected while a conversion is in progress, the ADC will finish the current conversion before
performing the channel change.
Alternatively, a conversion can be triggered automatically by various sources. Auto Triggering is enabled by setting
the ADC Auto Trigger Enable bit, ADATE in ADCSRA. The trigger source is selected by setting the ADC Trigger
Select bits, ADTS in ADCSRB (See description of the ADTS bits for a list of the trigger sources). When a positive
edge occurs on the selected trigger signal, the ADC prescaler is reset and a conversion is started. This provides a
method of starting conversions at fixed intervals. If the trigger signal still is set when the conversion completes, a
new conversion will not be started. If another positive edge occurs on the trigger signal during conversion, the edge
will be ignored. Note that an Interrupt Flag will be set even if the specific interrupt is disabled or the Global Interrupt
Enable bit in SREG is cleared. A conversion can thus be triggered without causing an interrupt. However, the Inter-
rupt Flag must be cleared in order to trigger a new conversion at the next interrupt event.
Figure 23-2. ADC Auto Trigger Logic
Using the ADC Interrupt Flag as a trigger source makes the ADC start a new conversion as soon as the ongoing
conversion has finished. The ADC then operates in Free Running mode, constantly sampling and updating the
ADC Data Register. The first conversion must be started by writing a logical one to the ADSC bit in ADCSRA. In
this mode the ADC will perform successive conversions independently of whether the ADC Interrupt Flag, ADIF is
cleared or not.
If Auto Triggering is enabled, single conversions can be started by writing ADSC in ADCSRA to one. ADSC can
also be used to determine if a conversion is in progress. The ADSC bit will be read as one during a conversion,
independently of how the conversion was started.
ADSC
ADIF
SOURCE 1
SOURCE n
ADTS[2:0]
CONVERSION
LOGIC
PRESCALER
START
CLK
ADC
.
EDGE
DETECTOR
ADATE
相关PDF资料
PDF描述
R5F71474AK64FPV 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
R5F71424AK64FPV 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
R5F71474BJ80FPV 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
R5F71424AK64FPV 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
R5F71426BJ80FPV 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
R5F71475BJ80FPV 制造商:Renesas Electronics Corporation 功能描述:32 BIT RISC MCU, FLASH - Bulk
R5F71476BD80FPV 制造商:Renesas Electronics Corporation 功能描述:32 BIT RISC MCU, FLASH - Bulk
R5F71476BJ80FPV 制造商:Renesas Electronics Corporation 功能描述:32 BIT RISC MCU, FLASH - Bulk
R5F72115D160FPV 制造商:Renesas Electronics Corporation 功能描述:8-Bit Micro, 32K RAM R5F72115D160FPV
R5F72145ADBG#U1 功能描述:MCU 512K ROM 64K RAM 176-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:SuperH® SH7214 标准包装:160 系列:S08 核心处理器:S08 芯体尺寸:8-位 速度:40MHz 连通性:I²C,LIN,SCI,SPI 外围设备:LCD,LVD,POR,PWM,WDT 输入/输出数:53 程序存储器容量:32KB(32K x 8) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1.9K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 12x12b 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:64-LQFP 包装:托盘