参数资料
型号: R5F71474BJ80FPV
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
封装: 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100
文件页数: 32/123页
文件大小: 6757K
代理商: R5F71474BJ80FPV
197
ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P [DATASHEET]
8285E–AVR–02/2013
Figure 23-7. ADC timing diagram, Free Running Conversion.
23.6
Changing Channel or Reference Selection
The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the
CPU has random access. This ensures that the channels and reference selection only takes place at a safe point
during the conversion. The channel and reference selection is continuously updated until a conversion is started.
Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for
the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in
ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The
user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle
after ADSC is written.
If Auto Triggering is used, the exact time of the triggering event can be indeterministic. Special care must be taken
when updating the ADMUX Register, in order to control which conversion will be affected by the new settings.
If both ADATE and ADEN is written to one, an interrupt event can occur at any time. If the ADMUX Register is
changed in this period, the user cannot tell if the next conversion is based on the old or the new settings. ADMUX
can be safely updated in the following ways:
a.
When ADATE or ADEN is cleared.
b.
During conversion, minimum one ADC clock cycle after the trigger event.
c.
After a conversion, before the Interrupt Flag used as trigger source is cleared.
When updating ADMUX in one of these conditions, the new settings will affect the next ADC conversion.
23.6.1
ADC Input Channels
When changing channel selections, the user should observe the following guidelines to ensure that the correct
channel is selected:
Table 23-1.
ADC Conversion Time
Condition
Sample & Hold (Cycles from
Start of Conversion)
Conversion Time (Cycles)
First conversion
13.5
25
Normal conversions, single ended
1.5
13
Auto Triggered conversions
2
13.5
11
12
13
Sign and MSB of Result
LSB of Result
ADC Clock
ADSC
ADIF
ADCH
ADCL
Cycle Number
12
One Conversion
Next Conversion
34
Conversion
Complete
Sample & Hold
MUX and REFS
Update
相关PDF资料
PDF描述
R5F71474AK64FPV 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
R5F71424AK64FPV 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
R5F71474BJ80FPV 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
R5F71424AK64FPV 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
R5F71426BJ80FPV 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
R5F71475BJ80FPV 制造商:Renesas Electronics Corporation 功能描述:32 BIT RISC MCU, FLASH - Bulk
R5F71476BD80FPV 制造商:Renesas Electronics Corporation 功能描述:32 BIT RISC MCU, FLASH - Bulk
R5F71476BJ80FPV 制造商:Renesas Electronics Corporation 功能描述:32 BIT RISC MCU, FLASH - Bulk
R5F72115D160FPV 制造商:Renesas Electronics Corporation 功能描述:8-Bit Micro, 32K RAM R5F72115D160FPV
R5F72145ADBG#U1 功能描述:MCU 512K ROM 64K RAM 176-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:SuperH® SH7214 标准包装:160 系列:S08 核心处理器:S08 芯体尺寸:8-位 速度:40MHz 连通性:I²C,LIN,SCI,SPI 外围设备:LCD,LVD,POR,PWM,WDT 输入/输出数:53 程序存储器容量:32KB(32K x 8) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1.9K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 12x12b 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:64-LQFP 包装:托盘