- 您现在的位置：买卖IC网 > PDF目录69321 > RB80526PY500256 (INTEL CORP) 32-BIT, 500 MHz, MICROPROCESSOR, CPGA370 PDF资料下载
参数资料
| 型号： | RB80526PY500256 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 500 MHz, MICROPROCESSOR, CPGA370 |
| 封装： | FCPGA-370 |
| 文件页数： | 19/80页 |
| 文件大小： | 569K |
| 代理商： | RB80526PY500256 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
26
Datasheet
Pentium III Processor for the PGA370 Socket at 500 MHz to 1 GHz
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. All specifications in this table apply only to the Pentium III processor. For motherboard compatibility with the
Intel CeleronTM processor, see the
Intel CeleronTM Processor Datasheet.
3. VccCORE and IccCORE supply the processor core and the on-die L2 cache.
4. Use the “typical voltage” specification with the “tolerance specifications” to provide correct voltage regulation
to the processor.
5. VTT and Vcc1.5 must be held to 1.5V ±9% while the AGTL+ bus is active. It is required that VTT and Vcc1.5 be
held to 1.5V ±3% while the processor system bus is static (idle condition). The ±3% range is the required
design target; ±9% will come from the transient noise added. This is measured at the PGA370 socket pins on
the bottom side of the baseboard.
6. These are the tolerance requirements, across a 20 MHz frequency bandwidth, measured at the
processor socket pin on the soldered-side of the motherboard. VCCCORE must return to within the static
voltage specification within 100
s after a transient event; see the VRM 8.4 DC-DC Converter Design
Guidelines for further details.
7. VREF should be generated from VTT by a voltage divider of 1% resistors or 1% matched resistors. Refer to the
Intel
Pentium II Processor Developer’s Manual for more details on VREF.
8. Maximum ICC is measured at VCC typical voltage and under a maximum signal loading conditions.
9. Voltage regulators may be designed with a minimum equivalent internal resistance to ensure that the output
voltage, at maximum current output, is no greater than the nominal (i.e., typical) voltage level of VccCORE
(VccCORE_TYP). In this case, the maximum current level for the regulator, IccCORE_REG, can be reduced from
the specified maximum current IccCORE _MAX and is calculated by the equation:
IccCORE_REG = IccCORE_MAX × (VccCORE_TYP - VccCORE_STATIC_TOLERANCE) / VccCORE_TYP
10.The current specified is the current required for a single processor. A similar amount of current is drawn
through the termination resistors on the opposite end of the AGTL+ bus, unless single-ended termination is
used (see Section 2.1).
11. The current specified is also for AutoHALT state.
12.Maximum values are specified by design/characterization at nominal VccCORE.
13.Based on simulation and averaged over the duration of any change in current. Use to compute the maximum
inductance tolerable and reaction time of the voltage regulator. This parameter is not tested.
14.dIcc/dt specifications are measured and specified at the PGA370 socket pins.
15.CLKREF must be held to 1.25V ±6.5%. This tolerance accounts for a ±5% power supply and ±1% resistor
divider tolerance. It is recommended that the motherboard generate the CLKREF reference from either the
2.5V or 3.3V supply. VTT should not be used due to risk of AGTL+ switching noise coupling to this analog
reference.
16.Static voltage regulation includes: DC output initial voltage set point adjust, Output ripple and noise, Output
load ranges specified in the tables above.
17.FMB - Flexible Motherboard recommendation
18.These values are estimates based on preliminary simulation.
ICLKREF
CLKREF voltage
supply current
60
A
IVTT
Termination voltage
supply current
2.7
A
10
ISGnt
ICC Stop-Grant for
processor core
2.5
A
8, 11
ISLP
ICC Sleep for processor
core
2.5
A
8
IDSLP
ICC Deep Sleep for
processor core
2.2
A
dICC
CORE/dt
Power supply current
slew rate
240
A/s
12, 13, 14
dIvTT/dt
Termination current
slew rate
8A/s
12, 13, See
Table 9
Table 6.
Voltage and Current Specifications 1, 2 (Sheet 3 of 3)
Symbol
Parameter
Processor
Min
Typ
Max
Unit
Notes
Core
Freq
CPUID
相关PDF资料 |
PDF描述 |
|---|---|
| RB80526PY750256 | 32-BIT, 750 MHz, MICROPROCESSOR, CPGA370 |
| RB80526PZ667256 | 64-BIT, 667 MHz, MICROPROCESSOR, CPGA370 |
| RB80526RY001128 | 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA370 |
| RB80526RX766128 | 32-BIT, 766 MHz, MICROPROCESSOR, CPGA370 |
| RC5C317B | REAL TIME CLOCK, PDSO14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RB80526PY600256 | 制造商:Intel 功能描述:MPU Pentium 制造商:Rochester Electronics LLC 功能描述:PENTIUM-III 0.18 MICRON 600MHZ 3.3V 370-PIN FCPGA - Bulk |
| RB80526PY600256S L5BT | 功能描述:IC PENTIUM III 600MHZ FC-PGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| RB80526PY600256SL5BT | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? III Processor 64-Bit 0.18um 600MHz 370-Pin FCPGA |
| RB80526PY700256 | 制造商:Intel 功能描述:MPU Pentium? III Processor 64-Bit 0.18um 700MHz 370-Pin FCPGA 制造商:Rochester Electronics LLC 功能描述:PIII 700/100 256K ON DIE FC-PGA - Bulk |
| RB80526PY700256S L4ZM | 功能描述:IC PENTIUM III 700MHZ FC-PGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。