参数资料
型号: RJ80530VY700256
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 700 MHz, MICROPROCESSOR, PBGA479
封装: MICRO, FCBGA-479
文件页数: 17/101页
文件大小: 2159K
代理商: RJ80530VY700256
Electrical Specifications
R
22
Mobile Intel
Celeron Processor (0.13 ) in
Micro-FCBGA and Micro-FCPGA Packages Datasheet
The Open-drain output signals have open drain drivers and external pull-up resistors are required. One of
the two output signals (IERR#) is a catastrophic error indicator and is tri-stated (and pulled-up) when the
processor is functioning normally. The FERR# output can be either tri-stated or driven to VSS when the
processor is in a low-power state depending on the condition of the floating-point unit. Since this signal
is a DC current path when it is driven to VSS, Intel recommends that the software clears or masks any
floating-point error condition before putting the processor into the Deep Sleep state.
3.1.5.3
Other Signals
The system bus clocks (BCLK, BCLK#) must be driven in all of the low-power states except the Deep
Sleep state. The APIC clock (PICCLK) must be driven whenever BCLK and BCLK# are driven.
Otherwise, it is permitted to turn off PICCLK by holding it at VSS. BCLK and BCLK# should be obey
the DC levels in Table 38 (for Differential Clocking) and Table 39 (for Single Ended Clocking).
In the Auto Halt state, the APIC bus data signals (PICD[1:0]) may toggle due to APIC bus messages.
These signals are required to be tri-stated and pulled-up when the processor is in the Quick Start or Deep
Sleep states.
3.2
Power Supply Requirements
3.2.1
Decoupling Guidelines
The Mobile Intel Celeron Processor in Micro-FCPGA package has twelve 0805IDC, 1-
F surface mount
decoupling capacitors. Eight capacitors are on the VCC supply and four capacitors are on VCCT. For the
Micro-FCBGA package, there are six 0.68-
F capacitors on VCC and two 0.68-F capacitors on VCCT. In
addition to the package capacitors, sufficient board level capacitors are also necessary for power supply
decoupling. The guidelines are as follows:
High and Mid Frequency VCC decoupling – Place twenty-four 0.22-F 0603 capacitors directly
under the package on the solder side of the motherboard using at least two vias per capacitor node.
Ten 10-
F X7 6.3V 1206-size ceramic capacitors should be placed around the package periphery
near the balls. Trace lengths to the vias should be designed to minimize inductance. Avoid
bending traces to minimize ESL.
High and Mid Frequency VCCT decoupling – Place ten 1-F X7R 0603 ceramic capacitors close to
the package. Via and trace guidelines are the same as above.
Bulk VCC decoupling – Minimum of 1200-F capacitance with Equivalent Series Resistance
(ESR) less than or equal to 3.5 m
.
Bulk VCCT decoupling – Platform dependent but recommendation is minimum of 660 F with ESR
less than or equal to 7 m
.
Please refer to the appropriate platform design guidelines for bulk decoupling recommendations.
3.2.2
Voltage Planes
All VCC and VSS pins/balls must be connected to the appropriate voltage plane. All VCCT and VREF
pins/balls must be connected to the appropriate traces on the system electronics. In addition to the main
VCC, VCCT, and VSS power supply signals, PLL1 and PLL2 provide analog decoupling to the PLL
相关PDF资料
PDF描述
RH80530WZ014256 32-BIT, 1333 MHz, MICROPROCESSOR, CPGA478
RH80532NC021256 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478
RH80532GC025512 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA478
RH80532GC021512 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478
RH80532GC017512 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA478
相关代理商/技术参数
参数描述
RJ80530VY800256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80530VZ800256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80535GC0171M 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM M,1.4GHZ,1M,UFCBGA - Bulk 制造商:Intel 功能描述:
RJ80535GC0171M S L6F5 制造商:Intel 功能描述:MPU Pentium? M Processor RISC 32-Bit 130nm 1.4GHz 479-Pin HPBGA Tray 制造商:Intel 功能描述:PENTIUM M PROCESSOR 1.40 GHZ
RJ80535GC0211M 制造商:Intel 功能描述: