- 您现在的位置：买卖IC网 > PDF目录98069 > S1R72C05B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 PDF资料下载
参数资料
| 型号： | S1R72C05B10 |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 |
| 封装： | 10 X 10 MM, 0.80 MM PITCH, PLASTIC, TFBGA-121 |
| 文件页数： | 49/49页 |
| 文件大小： | 545K |
| 代理商： | S1R72C05B10 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页
4. FUNCTIONS
4
EPSON
S1R72C05*** Data Sheet (Rev.1.00)
4. FUNCTIONS
4.1 Power Supply
This LSI has three power supply circuits and a common ground. The power supply circuits consist of HVDD
(3.3 V) for USB I/O, IDE I/O, and TEST I/O; CVDD (3.3 V to 1.8 V) for CPU I/F I/O; and LVDD (1.8 V) for
internal circuits. (See Fig.4.1)
I
O
CPU
-I/F
FIFO
H_SIE
HTM
CPU
USB
LVDD
HVDD
CVDD
1.8V to 3.3V
1.8V
3.3V
IDE
-I/F
IO
TEST
IO
IDE
D_SIE
DTM
Fig.4.1 S1R72C05 power supplies
Given below are the sequences for turning the power supplies on and off.
This LSI will not operate with only some of the power supplies turned on or off. The following restrictions
apply to the sequence for turning the CVDD/HVDD I/O power supplies and LVDD internal power supply on or
off. There are no restrictions on the sequence for turning the CVDD and HVDD power supplies on or off.
The LVDD must be turned on before turning on the CVDD and HVDD power supplies.
The CVDD and HVDD power supplies must be turned off before turning off the LVDD.
If adherence to this sequence is not possible for reasons related to power supply circuit characteristics or load,
the CVDD or HVDD must be on for no longer than 1 second while the LVDD is off.
4.2 Boundary Scan
Boundary scanning (JTAG) may be used when the TEST terminal is set to “Low” (default). Boundary
scanning consists of a BSR (Boundary Scan Register) conforming to the JTAG (IEEE 1149.1) specifications, a
connecting scan path, and a TAP controller. Boundary scan connection information may be provided in BSDL
format.
4.2.1 Instructions Supported
This LSI has a JTAG instruction bit width of 4 bits and supports the following JTAG instructions.
相关PDF资料 |
PDF描述 |
|---|---|
| S1R72V17B00A | UNIVERSAL SERIAL BUS CONTROLLER, PBGA60 |
| S1R72V18B10 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 |
| S1R72V27B05 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA60 |
| S2024B-8 | 32-BIT, DSP-CROSSBAR SWITCH, PQFP196 |
| S2025A | 32-BIT, DSP-CROSSBAR SWITCH, PQFP196 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S1R72U01 | 制造商:EPSON 制造商全称:EPSON 功能描述:Ease of use and easy connections (serial connections) |
| S1R72U06 | 制造商:EPSON 制造商全称:EPSON 功能描述:Ease of use and easy connections (serial connections) |
| S1R72U06F12E100 | 制造商:Epson Electronics America Inc 功能描述:USB FS Host controller with embedded HID and Mass Storage class |
| S1R72U06F12E2 | 功能描述:USB 接口集成电路 USB FS Host Ctrlr w/ HID Mass storage RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| S1R72U16 | 制造商:EPSON 制造商全称:EPSON 功能描述:Allows USB devices to be controlled as IDE devices |
发布紧急采购，3分钟左右您将得到回复。