- 您现在的位置：买卖IC网 > PDF目录225140 > S29CL032J0JFFM020 (SPANSION LLC) 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80 PDF资料下载
参数资料
| 型号： | S29CL032J0JFFM020 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| 封装： | 13 X 11 MM, 1 MM PITCH, LEAD FREE, FORTIFIED, BGA-80 |
| 文件页数： | 25/79页 |
| 文件大小： | 2994K |
| 代理商： | S29CL032J0JFFM020 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
March 30, 2009 S29CD-J_CL-J_00_B3
S29CD-J & S29CL-J Flash Family
31
Data
She e t
8.7.2
Sector Erase
The sector erase function erases one or more sectors in the memory array. (See Table 20.1, Memory Array
does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically
programs and verifies the entire memory for an all-zero data pattern prior to electrical erase. After a
successful sector erase, all locations within the erased sector contain FFFFh. The system is not required to
provide any controls or timings during these operations.
After the command sequence is written, a sector erase time-out of no less than 80 s occurs. During the time-
out period, additional sector addresses and sector erase commands may be written. Loading the sector erase
buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The
time between these additional cycles must be less than 80 s. Any sector erase address and command
following the exceeded time-out (80 s) may or may not be accepted. A time-out of 80 s from the rising edge
of the last WE# (or CE#) initiates the execution of the Sector Erase command(s). If another falling edge of the
WE# (or CE#) occurs within the 80 s time-out window, the timer is reset. Any command other than Erase
Suspend during the time-out period will be interpreted as an additional sector to erase. The device does not
decode the data bus, but latches the address. (See S29CD016J Sector Erase Time-Out Functionality
Application Note for further information.). The system can monitor DQ3 to determine if the sector erase timer
has timed out (See Section 8.8.6, DQ3: Sector Erase Timer on page 40.) The time-out begins from the rising
edge of the final WE# pulse in the command sequence.
When the Embedded Erase algorithm is complete, the bank returns to reading array data; addresses are no
longer latched. The system can determine the status of the erase operation by reading DQ7 or DQ6/DQ2 in
the erasing bank. Refer to Section 8.8, Write Operation Status on page 34 for information on these status
bits.
Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands
are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs,
the sector erase command sequence should be re-initiated once that bank has returned to reading array
data, in order to ensure data integrity.
Figure 8.6 on page 32 illustrates the algorithm for the erase operation. Refer to Section 8.7, Program/Erase
Operations on page 29 for parameters and timing diagrams.
8.7.3
Chip Erase
Chip erase is a six-bus cycle operation as indicated by Section 20.1, Command Definitions on page 73. The
Chip Erase command is used to erase the entire flash memory contents of the chip by issuing a single
command. However, chip erase does not erase protected sectors.
This command invokes the Embedded Erase algorithm, which does not require the system to preprogram
prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for
an all-zero data pattern prior to electrical erase. After a successful chip erase, all locations of the chip contain
FFFFh. The system is not required to provide any controls or timings during these operations. Section 20.1 in
the appendix shows the address and data requirements for the chip erase command sequence.
When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no
longer latched. The system can determine the status of the erase operation by using DQ7, DQ6 or the RY/
BY#. Refer to Section 8.8, Write Operation Status on page 34 for information on these status bits.
Any commands written during the chip erase operation are ignored. However, note that a hardware reset
immediately terminates the erase operation. If that occurs, the chip erase command sequence should be
reinitiated once that bank has returned to reading array data, to ensure data integrity.
相关PDF资料 |
PDF描述 |
|---|---|
| S29CL032J0RFAM012 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| S29GL032A10TAIR11 | Ceramic Chip Capacitors / High Voltage; Capacitance [nom]: 3.3pF; Working Voltage (Vdc)[max]: 500V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: Solder (SnPb) Plated Nickel Barrier; Body Dimensions: 0.079" x 0.049"; Container: Bulk; Features: High Voltage; Unmarked |
| S29GL032A10TAIR21 | 64 MEGABIT 32MEGABIT 3.0 BOLT ONLY PAGE MODE FLASH MEMORY |
| S29GL032A11BFIR31 | 64 MEGABIT 32MEGABIT 3.0 BOLT ONLY PAGE MODE FLASH MEMORY |
| S29GL032A11BFIR41 | 64 MEGABIT 32MEGABIT 3.0 BOLT ONLY PAGE MODE FLASH MEMORY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S29CL032J0MFAI030 | 制造商:Spansion 功能描述:32MBIT FLASH - Trays |
| S29CL032J0PQFM010 | 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:32MBIT FLASH - Tape and Reel |
| S29CL032J0RFAM010 | 制造商:Spansion 功能描述: |
| S29GL016A | 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAI010 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
发布紧急采购，3分钟左右您将得到回复。