参数资料
型号: S3P9664-SK
元件分类: 微控制器/微处理器
英文描述: 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO20
封装: 0.300 INCH, SOP-20
文件页数: 135/148页
文件大小: 784K
代理商: S3P9664-SK
S3C9664/P9664 (Preliminary Spec)
BASIC TIMER and TIMER 0
10-3
BASIC TIMER FUNCTION DESCRIPTION
Watchdog Timer Function
You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to
any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to
"00H", automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by
the current CLKCON register setting) divided by 4096 as the Basic timer clock.
A reset whenever a basic timer counter overflow occurs. During the normal operation, the application program
must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value
must be cleared (by writing a "1" to BTCON.1) at regular intervals.
If a system malfunction occurs due to circuit noise or some other error condition, the Basic timer counter clear
operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during the
normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is
always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.
Oscillation Stabilization Interval Timer Function
You can also use the basic timer to program a specific oscillation stabilization interval after a reset or when Stop
mode has been released by an external interrupt.
In Stop mode, whenever a reset or an external interrupt occurs, the oscillator starts. The BTCNT value then
starts increasing at the rate of f
OSC/4096 (for reset), or at the rate of the preset clock source (for an external
interrupt). When BTCNT.4 is set, a signal is generated to indicate that the stabilization interval has elapsed and
to gate the clock signal off to the CPU so that it can resume normal operation.
In summary, the following events occur when Stop mode is released:
1.
During Stop mode, a power-on reset or an external interrupt occurs to trigger the Stop mode release and
oscillation starts.
2.
If a power-on reset occurred, the basic timer counter will increase at the rate of f
OSC/4096. If an external
interrupt is used to release Stop mode, the BTCNT value increases at the rate of the preset clock source.
3.
Clock oscillation stabilization interval begins and continues until bit 4 of the basic timer counter is set.
4.
When a BTCNT.4 is set, normal CPU operation resumes.
5.
Figure 10-2 and 10-3 shows the oscillation stabilization time on RESET and STOP mode release
相关PDF资料
PDF描述
S3C9664XX-DK 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP20
S5964 PCI BUS CONTROLLER, PBGA256
S6A0072 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC90
S80960SB16 32-BIT, 16 MHz, RISC PROCESSOR, PQFP80
S80C188EB-13 16-BIT, 13 MHz, MICROPROCESSOR, PQFP80
相关代理商/技术参数
参数描述
S3P9688 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:8-bit single-chip CMOS microcontrollers
S3PDB100 制造商:SIRECTIFIER 制造商全称:Sirectifier Semiconductors 功能描述:Three Phase Rectifier Modules
S3PDB100N08 制造商:SIRECTIFIER 制造商全称:Sirectifier Semiconductors 功能描述:Three Phase Rectifier Modules
S3PDB100N12 制造商:SIRECTIFIER 制造商全称:Sirectifier Semiconductors 功能描述:Three Phase Rectifier Modules
S3PDB100N14 制造商:SIRECTIFIER 制造商全称:Sirectifier Semiconductors 功能描述:Three Phase Rectifier Modules